ORSPI4 datasheet(39/263 Pages) LATTICE

39 / 263 page

Lattice Semiconductor

ORCA ORSPI4 Data Sheet

SPIA_TX128_EOP

FPGA

→ Core

End of Packet indicator. A '1' indicates the end of packet for a particular

port.

When an EOP is detected by the DPRAM Write Pointer Logic, the address

pointer will be automatically incremented to the next location within the

FIFO partition range.

SPIA_TX128_ERR

FPGA

→ Core Packet error indication. A '1' indicates an error has occurred for the current

packet being transmitted. The ERR signal must be asserted coincident with

the EOP signal.

SPIA_TX128_WE

FPGA

→ Core Write Enable. A logic '1' causes data on the SPIA_TX128_DATA_0[127:0]

bus to be captured for a write to the DPRAM.

SPIA_TX128_PORT[7:0]

FPGA

→ Core SPI4 port indicator, used to associate the current transmit data with a par-

ticular port number.

SPIA_TX128_WD_CNT_RST

FPGA

→ Core Line Write Termination indicator. This signal causes the FIFO write address

pointer within the embedded core to increment to the next address location

for the addressed partition. This signal can be used for custom applications

as well as for diagnostic test functions.

SPIA_TX128_LINK_DIS_0

FPGA

→ Core Link disable control signal. When asserted to a logic '1', the AMA will cease

polling from a DPRAM. All ports associated with a disabled DPRAM will

remain unserviced until the control signal is deasserted. The AMA will send

IDLE data across the SPI4 link. If the application continues to write data to

that port FIFO, it will eventually ﬁll and provide proper FIFO ﬁll status to the

application.

SPIA_TX128_CLK

FPGA

→ Core Transmit write reference clock. There is a single clock per SPI4 interface

when operating in 128-bit mode.

SPIA_TX128_FIFO_FULL

Core

→FPGA FIFO full status. The status is given in response to the assertion of any

valid address on the SPIA_TX128_ADDR[2:0] bus. This signal will be

asserted to a logic '1' when the current FIFO partition has crossed the con-

ﬁgured ﬁll level within the partition.

Status

I/Os

SPIA_TX128_PORT_ID[7:0]

Core

→FPGA Port number of the currently serviced SPI4 data port. The value can either

be the actual SPI4 value or a programmed user value. Further details are

provided in the TX Calendar Control Logic description.

SPIA_TX128_STAT[1:0]

Core

→FPGA Status of the SPI4 port currently being serviced. These signals can be

used in conjunction with the SPIA_TX32_PORT_ID signal to police trans-

mit trafﬁc congestion for a particular SPI4 port.

SPIA_TX128_BURST_VAL[3:

Core

→FPGA Indicates the number of SPI4 cycles for which the currently active port will

be serviced. Each cycle indicates an attempt to read 128 bits of data from

the respective FIFO partition.

ATREFCLK_F

Core

→FPGA Transmit reference clock. This clock signal is 1/4th the SPI4 clock. This sig-

nal can be used to synchronize FPGA application logic to the FPSC logic.

SPIA_TREFCLK_X8

FPGA

→ Core Quarter-rate Transmit reference clock. This FPGA-sourced clock reference

must be 2x the desired Transmit SPI4 line clock rate. When not operating

the Transmit SPI4 core in Quarter-rate mode, this signal should be tied off.

Ex: For a 100 MHz Transmit SPI4 line clock, SPIA_TREFCLK_X8 from the

FPGA must be 200 MHz.

Misc.

I/Os

SPI_SATM_A

FPGA

→ Core ‘0’ - Incoming ATSCLK is assumed to be edge-aligned with the data and

centered to the data eye within the chip.

‘1’ - Incoming ATSCLK is assumed to be skewed with respect to the data

off-chip.

Table 4. SPIA Core Transmit FPGA Interface in 128-Bit Mode (Continued)

DPRAM

FPGA Interface I/Os

Direction

From/To

Description

Note: For SPIB replace A with B

ORSPI4 Datasheet(PDF) 39 Page - Lattice Semiconductor

ORSPI4 Datasheet(HTML) 39 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL