PSD913F2 datasheet(34/94 Pages) STMICROELECTRONICS

No. de pieza	PSD913F2

Descripción Electrónicos	Flash In-System Programmable ISP Peripherals For 8-bit MCUs

PDF	94 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

34 / 94 page

RESET

D 0-D 7

R/W

PAGE

PGR0

PGR1

PGR2

PGR3

DPLD

AND

GPLD

INTERNAL

SELECTS

AND LOGIC

FLASH

PLDs

PGR4

PGR5

PGR6

PGR7

Figure 8. Page Register

The

PSD9XX

Functional

Blocks

(cont.)

9.1.4 Page Register

The eight bit Page Register increases the addressing capability of the microcontroller by a

factor of up to 256. The contents of the register can also be read by the microcontroller.

The outputs of the Page Register (PGR0-PGR7) are inputs to the PLD and can be

included in the Flash Memory, Secondary Flash Block, and SRAM chip select equations.

If memory paging is not needed, or if not all 8 page register bits are needed for memory

paging, then these bits may be used in the PLD for general logic. See Application

Note.

Figure 8 shows the Page Register. The eight flip flops in the register are connected to the

internal data bus D0-D7. The microcontroller can write to or read from the Page Register.

The Page Register can be accessed at address location CSIOP + E0h.

PSD9XX Family

Preliminary Information

PSD913F2 Datasheet(PDF) 34 Page - STMicroelectronics