PSD913F2 datasheet(33/94 Pages) STMICROELECTRONICS

No. de pieza	PSD913F2

Descripción Electrónicos	Flash In-System Programmable ISP Peripherals For 8-bit MCUs

PDF	94 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

33 / 94 page

Preliminary Information

PSD9XX Family

The

PSD9XX

Functional

Blocks

(cont.)

MAIN

FLASH

DPLD

SECONDARY

FLASH

BLOCK

SRAM

RS0

CSBOOT0-3

FS0-7

PSEN

Figure 6. 8031 Memory Modes – Separate Space Mode

MAIN

FLASH

DPLD

SECONDARY

FLASH

BLOCK

SRAM

RS0

CSBOOT0-3

FS0-7

VM REG BIT 2

PSEN

VM REG BIT 0

VM REG BIT 1

VM REG BIT 3

VM REG BIT 4

Figure 7. 80C31 Memory Mode – Combined Space Mode

9.1.3.2 Configuration Modes for MCUs with Separate Program and Data Spaces

9.1.3.2.1 Separate Space Modes

Code memory space is separated from data memory space. For example, the PSEN

signal is used to access the program code from the Flash Memory, while the RD signal is

used to access data from the Boot memory, SRAM and I/O Ports. This configuration

requires the VM register to be set to 0Ch.

9.1.3.2.2 . Combined Space Modes

The program and data memory spaces are combined into one space that allows the main

Flash Memory, Boot memory, and SRAM to be accessed by either PSEN or RD. For

example, to configure the main Flash memory in combined space mode, bits 2 and 4 of the

VM register are set to “1”.

9.1.3.3 80C31 Memory Map Example

See Application Note for examples.

PSD913F2 Datasheet(PDF) 33 Page - STMicroelectronics

PSD913F2 Datasheet(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Datasheet Descarga

Enlace URL