| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
PSD913F2 Datasheet(PDF) 15 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD913F2 Datasheet(HTML) 15 Page - STMicroelectronics |
|
15 / 94 page ![]() Preliminary Information PSD9XX Family Pin Name Pin* Type Description (PLCC) CNTL2 49 I This pin can be used to input the PSEN (Program Select Enable) signal from any MCU that uses this signal for code exclusively. If your MCU does not output a Program Select Enable signal, this port can be used as a generic input. This port is connected to the PLDs. Reset 48 I Active low reset input. Resets I/O Ports and some of the configuration registers. Must be active at power up. PA0 29 I/O These pins make up Port A. These port pins are configurable PA1 28 and can have the following functions: PA2 27 1. MCU I/O — write to or read from a standard output or PA3 25 input port. PA4 24 2. General Purpose PLD outputs. PA5 23 3. Inputs to the PLDs. PA6 22 4. Latched address outputs (see Table 6). PA7 21 5. Address inputs. For example, PA0-3 could be used for A[0:3] when using an 80C51XA in burst mode. 6. As the data bus inputs D[0:7] for non-multiplexed address/data bus MCUs. 7. D0/A16-D3/A19 in M37702M2 mode. Note: PA0-3 can only output CMOS signals with an option for high slew rate. However, PA4-7 can be configured as CMOS or Open Drain Outputs. PB0 7 I/O These pins make up Port B. These port pins are configurable PB1 6 and can have the following functions: PB2 5 1. MCU I/O — write to or read from a standard output or PB3 4 input port. PB4 3 2. General Purpose PLD outputs. PB5 2 3. Inputs to the PLDs. PB6 52 4. Latched address outputs (see Table 6). PB7 51 Note: PB0-3 can only output CMOS signals with an option for high slew rate. However, PB4-7 can be configured as CMOS or Open Drain Outputs. PC0 20 I/O PC0 pin of Port C. This port pin can be configured to have the following functions: 1. MCU I/O — write to or read from a standard output or input port. 2. Input to the PLDs. 3. TMS Input for the JTAG Interface. This pin can be configured as a CMOS or Open Drain output. PC1 19 I/O PC1 pin of Port C. This port pin can be configured to have the following functions: 1. MCU I/O — write to or read from a standard output or input port. 2. Input to the PLDs. 3. TCK Input for the JTAG Interface. This pin can be configured as a CMOS or Open Drain output. Table 5. PSD9XX Pin Descriptions (cont.) 11 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |