| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
IMX7SCEC Datasheet(PDF) 34 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX7SCEC Datasheet(HTML) 34 Page - NXP Semiconductors |
|
34 / 152 page ![]() Electrical characteristics i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017 NXP Semiconductors 34 Figure 5. i.MX 7Solo power-down sequence 4.1.10 Power supplies usage I/O pins should not be externally driven while the I/O power supply for the pin (NVCC_xxx) is OFF. This can cause internal latch-up and malfunctions due to reverse current flows. For information about I/O power supply of each pin, see “Power Rail” columns in pin list tables of Section 6, “Package information and contact assignments.” 4.2 Integrated LDO voltage regulator parameters Various internal supplies can be powered from internal LDO voltage regulators. All the supply pins named *_CAP must be connected to external capacitors. The onboard LDOs are intended for internal use only and should not be used to power any external circuitry. See the i.MX 7Solo Application Processor Reference Manual (IMX7SRM) for details on the power tree scheme. NOTE The *_CAP signals must not be powered externally. The *_CAP pins are for the bypass capacitor connection only. |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |