| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
PSD813F2 Datasheet(PDF) 81 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD813F2 Datasheet(HTML) 81 Page - STMicroelectronics |
|
81 / 110 page ![]() 81/110 PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2 Figure 41. Synchronous Clock Mode Timing – PLD Table 49. CPLD Macrocell Synchronous Clock Mode Timing (5V devices) Note: 1. Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD0. Decrement times by given amount. 2. CLKIN (PD1) tCLCL = tCH + tCL. Symbol Parameter Conditions -70 -90 -15 Fast PT Aloc Turbo Off Slew rate1 Unit Min Max Min Max Min Max fMAX Maximum Frequency External Feedback 1/(tS+tCO) 40.0 30.30 25.00 MHz Maximum Frequency Internal Feedback (fCNT) 1/(tS+tCO–10) 66.6 43.48 31.25 MHz Maximum Frequency Pipelined Data 1/(tCH+tCL) 83.3 50.00 35.71 MHz tS Input Setup Time 12 15 20 + 2 + 10 ns tH Input Hold Time 0 0 0 ns tCH Clock High Time Clock Input 6 10 15 ns tCL Clock Low Time Clock Input 6 10 15 ns tCO Clock to Output Delay Clock Input 13 18 22 – 2 ns tARD CPLD Array Delay Any macrocell 11 16 22 + 2 ns tMIN Minimum Clock Period 2 tCH+tCL 12 20 30 ns tCH tCL tCO tH tS CLKIN INPUT REGISTERED OUTPUT AI02860 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |