 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
TNETV6446AINZWT Datasheet(PDF) 139 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV6446AINZWT Datasheet(HTML) 139 Page - Texas Instruments |
|
|
139 / 227 page  TMS320DM6446 www.ti.com SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010 6.11 ATA/CF The ATA/CF peripheral supports the following features: • PIO, multiword DMA, and Ultra ATA 33/66 • Up to mode 4 timings on PIO mode • Up to mode 2 timings on multiword DMA • Up to mode 4 timings on Ultra ATA • Programmable timing parameters • Supports TrueIDE mode for Compact Flash In addition, the Host IDE Controller supports multiword DMA transfers between external IDE/ATAPI devices and a system memory bus interface. 6.11.1 ATA/CF Peripheral Register Description(s) The ATA registers are shown in Table 6-38. Table 6-38. ATA Register Memory Map HEX ADDRESS RANGE ACRONYM REGISTER NAME ATA Bus Master Interface DMA Engine Registers 0x01C6 6000 BMICP Primary IDE Channel DMA Control Register 0x01C6 6002 BMISP Primary IDE Channel DMA Status Register 0x01C6 6004 BMIDTP Primary IDE Channel DMA Descriptor Table Pointer Register 0x01C6 6008 - 0x01C6 600A - Reserved 0x01C6 600C - ATA Configuration Registers 0x01C6 6040 IDETIMP Primary IDE Channel Timing Register 0x01C6 6042 - 0x01C6 6044 - Reserved 0x01C6 6045 - 0x01C6 6047 IDESTAT IDE Controller Status Register 0x01C6 6048 UDMACTL Ultra-DMA Control Register 0x01C6 604A - Reserved 0x01C6 6050 MISCCTL Miscellaneous Control Register 0x01C6 6054 REGSTB Task File Register Strobe Timing Register 0x01C6 6058 REGRCVR Task File Register Recovery Timing Register 0x01C6 605C DATSTB Data Register Access PIO Strobe Timing Register 0x01C6 6060 DATRCVR Data Register Access PIO Recovery Timing Register 0x01C6 6064 DMASTB Multiword DMA Strobe Timing Register 0x01C6 6068 DMARCVR Multiword DMA Recovery Timing Register 0x01C6 606C UDMASTB Ultra-DMA Strobe Timing Register 0x01C6 6070 UDMATRP Ultra-DMA Ready-to-Pause Timing Register 0x01C6 6074 UDMATENV Ultra-DMA Timing Envelope Register 0x01C6 6078 IORDYTMP Primary IO Ready Timer Configuration Register 0x01C6 607C - 0x01C6 67FF - Reserved Copyright © 2005–2010, Texas Instruments Incorporated Peripheral and Electrical Specifications 139 Submit Documentation Feedback Product Folder Link(s): TMS320DM6446 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Spanish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
