TNETV1644ZDU6 datasheet(278/306 Pages) TI1

278 / 306 page

6.18.2

Management Data Input/Output (MDIO) Electrical Data/Timing

MDCLK

MDIO

(input)

MDCLK

MDIO

(output)

6.19 Timers

TMS320DM6437

Digital Media Processor

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

www.ti.com

Table 6-90. Timing Requirements for MDIO Input (see Figure 6-48 and Figure 6-49)

-7/-6/-5/-4

-L/-Q6/-Q5/-Q4

NO.

UNIT

MIN

MAX

tc(MDCLK)

Cycle time, MDCLK

400

tw(MDCLK)

Pulse duration, MDCLK high/low

180

tt(MDCLK)

Transition time, MDCLK

tsu(MDIO-MDCLKH)

Setup time, MDIO data input valid before MDCLK high

th(MDCLKH-MDIO)

Hold time, MDIO data input valid after MDCLK high

Figure 6-48. MDIO Input Timing

Table 6-91. Switching Characteristics Over Recommended Operating Conditions for MDIO Output

(see Figure 6-49)

-7/-6/-5/-4

-L/-Q6/-Q5/-Q4

NO.

UNIT

MIN

MAX

td(MDCLKL-MDIO)

Delay time, MDCLK low to MDIO data output valid

100

Figure 6-49. MDIO Output Timing

The DM6437 device has 3 64-bit general-purpose timers which have the following features:

• 64-bit count-up counter

• Timer modes:

–

64-bit general-purpose timer mode (Timer 0 and 1)

–

Dual 32-bit general-purpose timer mode (Timer 0 and 1)

–

Watchdog timer mode (Timer 2)

• 2 possible clock sources:

Peripheral Information and Electrical Specifications

278

Submit Documentation Feedback

TNETV1644ZDU6 Datasheet(PDF) 278 Page - Texas Instruments

TNETV1644ZDU6 Datasheet(HTML) 278 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL