TNETV2664FIBZWT datasheet(185/249 Pages) TI1

185 / 249 page

TMS320C6424

www.ti.com

SPRS347D – MARCH 2007 – REVISED DECEMBER 2009

6.11.2

I2C Electrical Data/Timing

6.11.2.1

Inter-Integrated Circuits (I2C) Timing

Table 6-33. Timing Requirements for I2C Timings(1) (see Figure 6-21)

-7/-6/-5/-4

-L/-Q6/-Q5/-Q4

NO.

STANDARD

UNIT

FAST MODE

MODE

MIN

MAX

MIN

MAX

tc(SCL)

Cycle time, SCL

2.5

µs

Setup time, SCL high before SDA low (for a repeated START

tsu(SCLH-SDAL)

4.7

0.6

µs

condition)

Hold time, SCL low after SDA low (for a START and a repeated

th(SCLL-SDAL)

0.6

µs

START condition)

tw(SCLL)

Pulse duration, SCL low

4.7

1.3

µs

tw(SCLH)

Pulse duration, SCL high

0.6

µs

tsu(SDAV-SCLH)

Setup time, SDA valid before SCL high

250

100(2)

th(SDA-SCLL)

Hold time, SDA valid after SCL low

0(3)

0.9(4)

µs

Pulse duration, SDA high between STOP and START

tw(SDAH)

4.7

1.3

µs

conditions

20 + 0.1Cb

tr(SDA)

Rise time, SDA

1000

300

(5)

20 + 0.1Cb

tr(SCL)

Rise time, SCL

1000

300

(5)

20 + 0.1Cb

tf(SDA)

Fall time, SDA

300

(5)

20 + 0.1Cb

tf(SCL)

Fall time, SCL

300

(5)

tsu(SCLH-SDAH)

Setup time, SCL high before SDA high (for STOP condition)

0.6

µs

tw(SP)

Pulse duration, spike (must be suppressed)

(5)

Capacitive load for each bus line

400

(1)

The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered

down.

(2)

A Fast-mode I2C-bus™ device can be used in a Standard-mode I2C-bus system, but the requirement tsu(SDA-SCLH)≥ 250 ns must then be

met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch

the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max + tsu(SDA-SCLH)= 1000 + 250 = 1250 ns

(according to the Standard-mode I2C-Bus Specification) before the SCL line is released.

(3)

A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the

undefined region of the falling edge of SCL.

(4)

The maximum th(SDA-SCLL) has only to be met if the device does not stretch the low period [tw(SCLL)] of the SCL signal.

(5)

Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.

Peripheral Information and Electrical Specifications

185

Submit Documentation Feedback

Product Folder Link(s): TMS320C6424

TNETV2664FIBZWT Datasheet(PDF) 185 Page - Texas Instruments

TNETV2664FIBZWT Datasheet(HTML) 185 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL