TNETV2664FIBZWT datasheet(85/249 Pages) TI1

85 / 249 page

TMS320C6424

www.ti.com

SPRS347D – MARCH 2007 – REVISED DECEMBER 2009

3.6.2

Peripheral Selection After Device Reset

After device reset, most peripheral configurations are done within the peripheral’s registers. This section

discusses some additional peripheral controls in the System Module. For information on multiplexed pin

controls that determine what peripheral pins are brought out to the pins, see Section 3.7, Multiplexed Pin

Configurations.

3.6.2.1

HPI Control Register (HPICTL)

The HPI Control (HPICTL) register determines the Host Burst Write Time-Out value. The user should

only modify this register once during device initialization. When modifying this register, the user

must ensure the HPI FIFOs are empty and there are no on-going HPI transactions.

RESERVED

R-0000 0000 0000 0000

RESERVED

TIMOUT

R- 0000 00

R/W-00

R/W-1000 0000

LEGEND: R = Read; W = Write; -n = value after reset

Figure 3-7. HPICTL Register— 0x01C4 0030

Table 3-14. HPICTL Register Description

Bit

Field Name

Description

31:10

RESERVED Reserved. Read-only, writes have no effect.

9:8

RESERVED Reserved. For proper device operation, the user should only write "0" to these bits (default).

Host Burst Write Timeout Value

When the HPI time-out counter reaches the value programmed here, the HPI write FIFO content is flushed. For

7:0

TIMOUT

more details on the time-out counter and its use in write bursting, see the TMS320C642x DSP Host Port

Interface (HPI) User's Guide (literature number SPRUEM9).

3.6.2.2

Timer Control Register (TIMERCTL)

The Timer Control Register (TIMERCTL) provides additional control for Timer0 and Timer2. The user

should only modify this register once during device initialization, when the corresponding Timer is

not in use.

•

Timer 2 Control: The TIMERCTL.WDRST bit determines if the WatchDog timer event (Timer 2) can

cause a device max reset. For more details on the description of a maximum reset, see Section 6.5.3,

Maximum Reset.

•

Timer 0 Control: The TINP0SEL bit selects the clock source connected to Timer0's TIN0 input.

RESERVED

R-0000 0000 0000 0000

TINP0

RESERVED

SEL

RST

R- 0000 0000 0000 00

R/W-0

R/W-1

LEGEND: R = Read; W = Write; -n = value after reset

Figure 3-8. TIMERCTL Register— 0x01C4 0084

Device Configurations

Submit Documentation Feedback

Product Folder Link(s): TMS320C6424

TNETV2664FIBZWT Datasheet(PDF) 85 Page - Texas Instruments

TNETV2664FIBZWT Datasheet(HTML) 85 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL