Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

MPC8248VRP Datasheet(PDF) 22 Page - Motorola, Inc

No. de pieza MPC8248VRP
Descripción Electrónicos  MPC8272 PowerQUICC II Family Hardware Specifications
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  MOTOROLA [Motorola, Inc]
Página de inicio  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MPC8248VRP Datasheet(HTML) 22 Page - Motorola, Inc

Back Button MPC8248VRP Datasheet HTML 18Page - Motorola, Inc MPC8248VRP Datasheet HTML 19Page - Motorola, Inc MPC8248VRP Datasheet HTML 20Page - Motorola, Inc MPC8248VRP Datasheet HTML 21Page - Motorola, Inc MPC8248VRP Datasheet HTML 22Page - Motorola, Inc MPC8248VRP Datasheet HTML 23Page - Motorola, Inc MPC8248VRP Datasheet HTML 24Page - Motorola, Inc MPC8248VRP Datasheet HTML 25Page - Motorola, Inc MPC8248VRP Datasheet HTML 26Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 56 page
background image
22
MPC8272 PowerQUICC II™ Family Hardware Specifications
MOTOROLA
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Clock Configuration Modes
Clock Configuration Modes
7
Clock Configuration Modes
As shown in Table 14, the clocking mode is set according to two sources:
PCI_CFG[0]— An input signal. Also defined as “PCI_HOST_EN.” Refer to the Chapter 6,
“External Signals,” and Chapter 9, “PCI Bridge,” in the MPC8272 PowerQUICC II™ Family
Reference Manual.
PCI_MODCK—Bit 27 in the Hard Reset Configuration Word. Refer to Chapter 5, “Reset,” in the
MPC8272 PowerQUICC II™ Family Reference Manual.
Within each mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits
during the power-on reset—three hardware configuration pins (MODCK[1–3]) and four bits from hardware
configuration word[28–31] (MODCK_H). Both the PLLs and the dividers are set according to the selected
clock operation mode as described in the following sections.
NOTE
Clock configurations change only after PORESET is asserted.
NOTE: Tval (Output Hold)
The minimum Tval = 2 when PCI_MODCK = 1, and the minimum
Tval = 1 when PCI_MODCK = 0. Therefore, designers should use clock
configurations that fit this condition to achieve PCI-compliant AC timing.
7.1
PCI Host Mode
Table 15 and Table 16 show configurations for PCI host mode. The frequency values listed are for the
purpose of illustration only. Users must select a mode and input bus frequency so that the resulting
configuration does not exceed the frequency rating of the user’s device. Note that in PCI host mode the input
clock is the bus clock.
Table 14. MPC8272 Clocking Modes
Pins
Clocking Mode
PCI Clock Frequency
Range (MHZ)
Reference
PCI_CFG[0] 1
1 PCI_HOST_EN
PCI_MODCK 2
2 Determines PCI clock frequency range.
0
0
PCI host
50–66
Table 15
0
1
25–50
Table 16
1
0
PCI agent
50–66
Table 17
1
1
25–50
Table 18
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com