STM32F215RE datasheet(93/175 Pages) STMICROELECTRONICS

93 / 175 page

DocID17050 Rev 9

93/175

STM32F21xxx

Electrical characteristics

174

Jitter(3)

Cycle-to-cycle jitter

System clock

120 MHz

RMS

peak

±150

Period Jitter

RMS

peak

±200

Main clock output (MCO) for

RMII Ethernet

Cycle to cycle at 50 MHz

on 1000 samples

-32

Main clock output (MCO) for MII

Ethernet

Cycle to cycle at 25 MHz

on 1000 samples

-40

Bit Time CAN jitter

Cycle to cycle at 1 MHz

on 1000 samples

330

IDD(PLL)(4)

PLL power consumption on VDD

VCO freq = 192 MHz

VCO freq = 432 MHz

0.15

0.45

0.40

0.75

IDDA(PLL)(4)

PLL power consumption on

VDDA

VCO freq = 192 MHz

VCO freq = 432 MHz

0.30

0.55

0.40

0.85

1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M

factor is shared between PLL and PLLI2S.

2. Guaranteed by design, not tested in production.

3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%.

4. Based on characterization, not tested in production.

Table 33. Main PLL characteristics (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Table 34. PLLI2S (audio PLL) characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fPLLI2S_IN

PLLI2S input clock(1)

0.95(2)

12.10(2)

MHz

fPLLI2S_OUT

PLLI2S multiplier output clock

216

MHz

fVCO_OUT

PLLI2S VCO output

192

432

MHz

tLOCK

PLLI2S lock time

VCO freq = 192 MHz

200

µs

VCO freq = 432 MHz

100

300

STM32F215RE Datasheet(PDF) 93 Page - STMicroelectronics

STM32F215RE Datasheet(HTML) 93 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL