910GL datasheet(160/426 Pages) INTEL

160 / 426 page

Host-PCI Express* Bridge Registers (D1:F0)

(Intel® 82915G/82915P/82915PL Only)

160

Datasheet

8.1.42

RCTL—Root Control (D1:F0)

PCI Device:

Address Offset:

BCh

Default Value:

0000h

Access:

R/W

Size:

16 bits

This register allows control of PCI Express Root Complex specific parameters. The system error

control bits in this register determine if corresponding SERRs are generated when our device

detects an error (reported in this device’s Device Status register) or when an error message is

received across the link. Reporting of SERR as controlled by these bits takes precedence over the

SERR Enable in the PCI Command Register.

Bit

Access &

Default

Description

15:4

Reserved

R/W

PME Interrupt Enable

0 = No interrupts are generated as a result of receiving PME messages.

1 = Enables interrupt generation upon receipt of a PME message as reflected in

the PME Status bit of the Root Status Register. A PME interrupt is also

generated if the PME Status bit of the Root Status Register is set when this bit

is set from a cleared state.

R/W

System Error on Fatal Error Enable: This bit controls the Root Complex’s

response to fatal errors.

0 = No SERR generated on receipt of fatal error.

1 = Indicates that an SERR should be generated if a fatal error is reported by any

of the devices in the hierarchy associated with this Root Port, or by the Root

Port itself.

R/W

System Error on Non-Fatal Uncorrectable Error Enable: This bit controls the

Root Complex’s response to non-fatal errors.

0 = No SERR generated on receipt of non-fatal error.

1 = Indicates that an SERR should be generated if a non-fatal error is reported by

any of the devices in the hierarchy associated with this Root Port, or by the

Root Port itself.

R/W

System Error on Correctable Error Enable: This bit controls the Root Complex’s

response to correctable errors.

0 = No SERR generated on receipt of correctable error.

1 = Indicates that an SERR should be generated if a correctable error is reported

by any of the devices in the hierarchy associated with this Root Port, or by the

Root Port itself.

910GL Datasheet(PDF) 160 Page - Intel Corporation

910GL Datasheet(HTML) 160 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL