AD9992BBCZ datasheet(18/92 Pages) AD

18 / 92 page

AD9992

Rev. C | Page 18 of 92

P[0]

P[64] = P[0]

PIXEL

PERIOD

P[16]

P[32]

P[48]

DOUT

DCLK

tOD

NOTES

1. DATA OUTPUT (DOUT) AND DCLK PHASE ARE ADJUSTABLE WITH RESPECT TO THE PIXEL PERIOD.

2. WITHIN ONE CLOCK PERIOD, THE DATA TRANSITION CAN BE PROGRAMMED TO 64 DIFFERENT LOCATIONS.

3. DCLK CAN BE INVERTED WITH RESPECT TO DOUT BY USING THE DCLKINV REGISTER.

Figure 20. Digital Output Phase Adjustment Using DOUTPHASEP Register

NOTES

1. TIMING VALUES SHOWN ARE SHDLOC = 0, WITH DCLKMODE = 0.

2. HIGHER VALUES OF SHD AND/OR DOUT PHASE SHIFTS DOUT TRANSITION TO THE RIGHT, WITH RESPECT TO CLI LOCATION.

3. RECOMMENDED VALUE FOR DOUT PHASE IS TO USE SHPLOC OR UP TO 15 EDGES FOLLOWING SHPLOC.

DCLK

DOUT

CCDIN

CLI

SHD

(INTERNAL)

ADC DOUT

(INTERNAL)

NN + 2

N + 1

N + 3

N + 13

N + 12

N + 11

N + 10

N + 9

N + 8

N + 7

N + 6

N + 5

N + 4

N + 14

SAMPLE PIXEL N

N + 16

N + 17

N + 15

N – 14

N – 4

N – 5

N – 6

N – 7

N – 8

N – 9

N – 10

N – 11

N – 12

N – 13

N – 3

N – 2

N – 1

N + 1

N – 15

N – 16

N – 17

tCLIDLY

PIPELINE LATENCY = 16 CYCLES

N – 14

N – 4

N – 5

N – 6

N – 7

N – 8

N – 9

N – 10

N – 11

N – 12

N – 13

N – 3

N – 2

N – 1

N + 1

N – 15

N – 16

N – 17

tDOUTINH

Figure 21. Digital Data Output Pipeline Delay

AD9992BBCZ Datasheet(PDF) 18 Page - Analog Devices

AD9992BBCZ Datasheet(HTML) 18 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Descarga

Enlace URL