1 / 9 page
3.3V, 180MHz, Multi-Output Zero Delay Buffer
Cypress Semiconductor Corporation
http://www.cypress.com
Document#: 38-07085 Rev. *B
12/22/2002
Page 1 of 9
Z9952
Product Features
•
180MHz Clock Support
•
150ps Maximum Output to Output Skew
•
Supports PowerPC
TM, Intel and RISC Processors
•
11 Clock Outputs: Frequency Configurable
•
Outputs Drive up to 22 Clock Lines
•
LVCMOS/LVTTL Compatible Inputs
•
Output Tri-state Control
•
Spread Spectrum Compatible
•
3.3V Power Supply
•
Pin Compatible with MPC952
•
Industrial Temp. Range: -40°C to +85°C
•
32-Pin TQFP Package
Block Diagram
/2
/4,
/6
QA0
VCO
200-480M
Phase
Detector
/4,
/2
/2,
/4
LPF
QA1
QA2
QA3
QA4
QB0
QB1
QB2
QB3
QC0
QC1
PLL_EN#
REFCLK
FB_IN
VCO_SEL
SELA
SELB
SELC
MR/OE#
Figure 1
Frequency Table
VCO_SEL
SEL (A:C)
QA(0:4)
QB(0:3)
QC (0,1)
0
000
VCO/4
VCO/4
VCO/2
0
001
VCO/4
VCO/4
VCO/4
0
010
VCO/4
VCO/2
VCO/2
0
011
VCO/4
VCO/2
VCO/4
0
100
VCO/6
VCO/4
VCO/2
0
101
VCO/6
VCO/4
VCO/4
0
110
VCO/6
VCO/2
VCO/2
0
111
VCO/6
VCO/2
VCO/4
1
000
VCO/8
VCO/8
VCO/4
1
001
VCO/8
VCO/8
VCO/8
1
010
VCO/8
VCO/4
VCO/4
1
011
VCO/8
VCO/4
VCO/8
1
100
VCO/12
VCO/8
VCO/4
1
101
VCO/12
VCO/8
VCO/8
1
110
VCO/12
VCO/4
VCO/4
1
111
VCO/12
VCO/4
VCO/8
Table 1
Pin Configuration
Z9952
VSS
QB1
QB0
VDDC
VDDC
QA4
QA3
VSS
VCO_SEL
SELC
SELB
SELA
MR/OE#
REFCLK
VSS
FB_IN
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
Spanish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
