| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
LAN8808D/KDX Datasheet(PDF) 71 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN8808D/KDX Datasheet(HTML) 71 Page - Microchip Technology |
|
71 / 80 page ![]() LAN8808D © 2026 Microchip Technology Inc. and its subsidiaries DS00005833C-page 71 6.6.9 CK125_REF_INP/M TIMING This section specifies the CK125_REF_INP/M reference clock timing of the device. • Duty Cycle: (40% minimum, 50% typical, 60% maximum) • Jitter: < 100 ps rms • Frequency: 125 MHz ± 50 ppm 6.7 Clock Circuit If REF_CLK_SEL1=0, XI must be driven with a nominal 25 MHz single-ended clock signal meeting the following spec- ifications: • Duty Cycle: (40% minimum, 50% typical, 60% maximum) • Jitter: <100 ps rms • Frequency: 25 MHz ± 50 ppm Note: A 125 MHz differential clock reference is recommended for best QSGMII performance. Refer to the CK125_REF_INP/CK125_REF_INM pin definitions in Table 3-4 and the LVDS1 buffer characteristics in Table 6-5 for additional information. |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |