DSPIC33F datasheet(47/80 Pages) MICROCHIP

47 / 80 page

Preliminary

DS70152D-page 47

dsPIC33F/PIC24H PROGRAMMING SPECIFICATION

4.0

THE PROGRAMMING

EXECUTIVE

4.1

Programming Executive

Communication

The programmer and programming executive have a

master-slave relationship, where the programmer is

the master programming device and the programming

executive is the slave.

All communication is initiated by the programmer in the

form of a command. Only one command at a time can

be sent to the programming executive. In turn, the

programming executive only sends one response to

the programmer after receiving and processing a

command. The programming executive command set

is described in Section 4.2 “Programming Executive

Commands”. The response set is described in

Section 4.3 “Programming Executive Responses”.

4.1.1

COMMUNICATION INTERFACE

AND PROTOCOL

The ICSP/Enhanced ICSP interface is a 2 wire SPI

implemented using the PGC and PGD pins. The PGC

pin is used as a clock input pin and the clock source

must be provided by the programmer. The PGD pin is

used for sending command data to and receiving

response data from the programming executive. All

serial data is transmitted on the falling edge of PGC

and latched on the rising edge of PGC. All data trans-

missions are sent to the Most Significant bit (MSb) first

using 16-bit mode (see Figure 4-1).

FIGURE 4-1:

PROGRAMMING

EXECUTIVE SERIAL

TIMING

Since a 2 wire SPI is used, and data transmissions are

bidirectional, a simple protocol is used to control the

direction of PGD. When the programmer completes a

command transmission, it releases the PGD line and

allows the programming executive to drive this line

high. The programming executive keeps the PGD line

high to indicate that it is processing the command.

After the programming executive has processed the

command, it brings PGD low for 15

μsec to indicate to

the programmer that the response is available to be

clocked out. The programmer can begin to clock out

the response 23

μsec after PGD is brought low and it

must provide the necessary amount of clock pulses to

receive the entire response from the programming

executive.

After the entire response is clocked out, the program-

mer should terminate the clock on PGC until it is time

to send another command to the programming

executive. This protocol is shown in Figure 4-2.

4.1.2

SPI RATE

In Enhanced ICSP mode, the dsPIC33F/PIC24H family

devices operate from the Fast Internal RC oscillator,

which has a nominal frequency of 7.3728 MHz. This

oscillator frequency yields an effective system clock

frequency of 1.8432 MHz. To ensure that the program-

mer does not clock too fast, it is recommended that a

7.35 MHz clock be provided by the programmer.

4.1.3

TIME OUTS

The programming executive uses no Watchdog or time

out for transmitting responses to the programmer. If the

programmer

does

not

the

flow

control

mechanism using PGC as described in Section 4.1.1

“Communication Interface and Protocol”, it is

possible that the programming executive will behave

unexpectedly while trying to send a response to the

programmer. Since the programming executive has no

time out, it is imperative that the programmer correctly

follow the described communication protocol.

As a safety measure, the programmer should use the

command time outs identified in Table 4-1. If the

command time out expires, the programmer should

reset

the

programming

executive

and

start

programming the device again.

PGC

PGD

LSb

MSb

...

P1B

P1A

DSPIC33F Datasheet(PDF) 47 Page - Microchip Technology

DSPIC33F Datasheet(HTML) 47 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Descarga

Enlace URL