Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD9923ABBCZ Datasheet(PDF) 34 Page - Analog Devices

No. de pieza AD9923ABBCZ
Descripción Electrónicos  CCD Signal Processor with V-Driver and Precision Timing??Generator
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD9923ABBCZ Datasheet(HTML) 34 Page - Analog Devices

Back Button AD9923ABBCZ Datasheet HTML 30Page - Analog Devices AD9923ABBCZ Datasheet HTML 31Page - Analog Devices AD9923ABBCZ Datasheet HTML 32Page - Analog Devices AD9923ABBCZ Datasheet HTML 33Page - Analog Devices AD9923ABBCZ Datasheet HTML 34Page - Analog Devices AD9923ABBCZ Datasheet HTML 35Page - Analog Devices AD9923ABBCZ Datasheet HTML 36Page - Analog Devices AD9923ABBCZ Datasheet HTML 37Page - Analog Devices AD9923ABBCZ Datasheet HTML 38Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 88 page
background image
AD9923A
Rev. 0 | Page 34 of 88
VD
REGION 0
FIELD SETTINGS:
1. SEQUENCE CHANGE POSITIONS (SCP1 TO SCP8) DEFINE EACH OF THE NINE AVAILABLE REGIONS IN THE FIELD.
2. VSEQSEL0 TO VSEQSEL8 SELECTS THE DESIRED V-SEQUENCE FOR EACH REGION.
3. SGLINE1 REGISTER SELECTS WHICH HD LINE IN THE FIELD CONTAINS THE SENSOR-GATE PULSE(S).
XV1 TO XV13
HD
SCP 1
SCP 2
VSEQSEL0
VSEQSEL1
SCP 3
VSEQSEL2
SCP 4
VSEQSEL3
SCP 5
VSEQSEL4
SCP 8
VSEQSEL8
REGION 1
REGION 2
REGION 3
REGION 4
REGION 8
VSG
SGACTLINE
SCP 0
Figure 46. Complete Field Is Divided into Regions
Second V-Pattern Group During VSG Active Line and
Special V-Pattern Insertion
Most CCDs require additional vertical timing during the sensor
gate line. The AD9923A can output a second V-pattern group
for XV1 to XV13 during the line when the VSG1 to VSG8
sensor gates are active. Figure 47 shows a typical VSG line,
which includes two sets of V-pattern groups for XV1 to XV13.
At the start of the VSG line, the V-pattern group is selected
using the appropriate VSEQSEL register. The second V-pattern
group, unique to the VSG line, is selected using the VPATSECOND
register, located in the field registers. The start position of the
second VPAT group uses the VSTARTSECOND register. For
more information, see Table 16.
In addition to inserting a second V-pattern into the VSG line,
the AD9923A can insert a second V-pattern into any other
single line in each sequence. To enable this function in a par-
ticular sequence, set the SPXV_EN register in the appropriate
set of sequence registers to 1. The SPXV_ACT register determines
the active line for the special second V-pattern. The VPATSELB
and VSTARTB registers control both the V-pattern used and the
starting pixel location of the special second V-pattern. For more
information, see Table 17.
To avoid undesired behavior, do not use the special second
V-pattern in the VSG line; use the existing VPATSECOND and
VSTARTSECOND registers to insert a second V-pattern into
the VSG line. It is recommended that VPATSECOND and
VSTARTSECOND registers are used to create complex timing in
the sensor gate line and not the GROUPB registers. Additionally,
given that the special second V-pattern insertion uses some of the
Group B registers, the user cannot use the special second V-pattern
insertion function and Group B in the same sequence.
Table 17. Special Second V-Pattern Insertion
Register
Length
(Bits)
Range
Description
SPXV_EN
1
0 or 1
0 = off, 1= enable special
second V-pattern insertion.
SPXV_ACT
12
Line 0 to
Line 4095
Active line for special
second V-pattern insertion.
VPATSELB
5
0 to 31
V-pattern
number
Selected V-pattern for
special second V-pattern
insertion if SPXV_EN = 1.
VSTARTB
13
0 to 8191
pixel
location
Start position for selected
V-pattern for special
second V-pattern
insertion if SPXV_EN = 1.
Sweep Mode Operation
The AD9923A contains an additional mode of vertical timing
operation called sweep mode. This mode is used to generate a
large number of repetitive pulses that span across multiple HD
lines. Normally, the vertical timing of the AD9923A must be
contained within one HD line length, but when sweep mode is
enabled, the HD boundaries are ignored until the region is
finished. This is useful, for example, in CCD readout operations.
Depending on the vertical resolution of the CCD, up to 3000 clock
cycles, spanning across several HD line lengths, can be required
to shift charge out of the vertical interline CCD registers. These
registers must be free of all charge at the end of the image
exposure before the image is transferred. This can be accom-
plished in sweep mode by quickly shifting out any charge using
a long series of pulses from the XV1 to XV13 outputs. To enable
sweep mode in any region, program the appropriate SWEEP
register to high.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com