L99LD21 datasheet(32/73 Pages) STMICROELECTRONICS

32 / 73 page

SPI functional description

L99LD21

32/73

DS11130 Rev 5

3Eh

Customer Trimming

R/W

(W only when

EOT bit = 0)

CT: Customer Trimming Register

3Fh

Advanced Operation Code

Clear

A R&C operation to this address causes

all status registers to be cleared

Table 13. ROM memory map

Address

Name

Access Content

Comments

00h

Company Code

00h

STMicroelectronics

01h

Device family

02h

LED product family

02h

Device number 1

55h

‘U’ in ASCII

03h

Device number 2

41h

‘A’ in ASCII

04h

Device number 3

52h

‘R’ in ASCII

05h

Device number 4

07h

‘7’ in hex

0Ah

Silicon version

04h

Fifth version

10h

SPI Mode

31h

Bit7 = 0, burst read is disabled

SPI data length = 32 bits

Bit6, DL2 = 0

Bit5, DL1 = 1

Bit4, DL0 = 1

Bit3, SPI8 = 0: 8 bit frame option not available

Bit2 =0

Parity check is used

Bit1, S1=0

Bit0, S0=1

11h

WD Type 1

4Ah

A WD is implemented

Bit7, WD1 =0

Bit6, WD0 =1

WD period 50 ms = 10 * 5 ms -> WT[5:0] = 0xA

Bit5, WT5 = 0

Bit4, WT4 = 0

Bit3, WT3 = 1

Bit2, WT2 = 0

Bit1, WT1 = 1

Bit0, WT0 = 0

13h

WD bit pos. 1

44h

Bit7, WB1 = 0

Bit6, WB2 = 1

WBA[5-0], Bit[5-0] = address of the configuration

000100b

Table 12. RAM memory map (continued)

Address

Name

Access

Content

L99LD21 Datasheet(PDF) 32 Page - STMicroelectronics

L99LD21 Datasheet(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Datasheet Descarga

Enlace URL