Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

Preview PDF HTML

STM32F732IE Datasheet(PDF) 138 Page - STMicroelectronics

No. de pieza STM32F732IE
Descripción Electrónicos  Arm® Cortex®-M7 32b MCUFPU, 462DMIPS, up to 512KB Flash 256164KB RAM, USB OTG HS/FS, 18 TIMs, 3 ADCs, 21 com IF
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F732IE Datasheet(HTML) 138 Page - STMicroelectronics

Back Button STM32F732IE Datasheet HTML 134Page - STMicroelectronics STM32F732IE Datasheet HTML 135Page - STMicroelectronics STM32F732IE Datasheet HTML 136Page - STMicroelectronics STM32F732IE Datasheet HTML 137Page - STMicroelectronics STM32F732IE Datasheet HTML 138Page - STMicroelectronics STM32F732IE Datasheet HTML 139Page - STMicroelectronics STM32F732IE Datasheet HTML 140Page - STMicroelectronics STM32F732IE Datasheet HTML 141Page - STMicroelectronics STM32F732IE Datasheet HTML 142Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 138 / 226 page
background image
Electrical characteristics
STM32F732xx STM32F733xx
138/226
DS11854 Rev 6
Figure 41 and Figure 42 show the main PLL output clock waveforms in center spread and
down spread modes, where:
•
F0 is fPLL_OUT nominal.
•
Tmode is the modulation period.
•
md is the modulation depth.
Figure 41. PLL output clock waveforms in center spread mode
Figure 42. PLL output clock waveforms in down spread mode
6.3.13
USB OTG HS PHY PLLs characteristics (on STM32F733xx devices)
The parameters given in Table 48 are derived from tests performed under temperature and
VDD supply voltage conditions summarized in Table 16.
Frequency (PLL_OUT)
Time
F0
tmode
2xtmode
md
ai17291
md
Frequency (PLL_OUT)
Time
F0
tmode
2xtmode
2xmd
ai17292b
Table 48. USB OTG HS PLL1 characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPLL1_IN
PLL1 input clock
-
12, 12.5, 16, 24, 25
MHz
fPLL1_OUT PLL1 output clock(2)
--
60
-
fVCO_OUT PLL1 VCO output
-
600
-
720
tLOCK
PLL1 lock time(2)
--
-
22
µs
IDD(PLL1)
PLL1 digital power consumption
-
-
-
1.8
mA
IDDA(PLL1) PLL1 analog power consumption
-
-
-
2.75



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com