Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

STM32G47PBY3XXX Datasheet(PDF) 153 Page - STMicroelectronics

No. de pieza STM32G47PBY3XXX
Descripción Electrónicos  Arm® Cortex®-M4 32-bit MCUFPU, up to 512 KB Flash, 170 MHz / 213DMIPS, 128 KB SRAM, rich analog, math accelerator
PDF  229 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32G47PBY3XXX Datasheet(HTML) 153 Page - STMicroelectronics

Back Button STM32G47PBY3XXX Datasheet HTML 149Page - STMicroelectronics STM32G47PBY3XXX Datasheet HTML 150Page - STMicroelectronics STM32G47PBY3XXX Datasheet HTML 151Page - STMicroelectronics STM32G47PBY3XXX Datasheet HTML 152Page - STMicroelectronics STM32G47PBY3XXX Datasheet HTML 153Page - STMicroelectronics STM32G47PBY3XXX Datasheet HTML 154Page - STMicroelectronics STM32G47PBY3XXX Datasheet HTML 155Page - STMicroelectronics STM32G47PBY3XXX Datasheet HTML 156Page - STMicroelectronics STM32G47PBY3XXX Datasheet HTML 157Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 153 / 229 page
background image
DS12712 Rev 3
153/229
STM32G473xB STM32G473xC STM32G473xE
Electrical characteristics
194
tSETTLING
Settling time (full scale: for
a 12-bit code transition
between the lowest and the
highest input codes when
DAC_OUT reaches final
value)
VDDA<2,7V
With One comparator
on DAC output
10%-90%
-
16
88
ns
5%-95%
-
21
116
1%-99%
-
33
181
32lsb
-
40
196
1lsb
-
64
332
VDDA<2,7V
With One comparator
and OPAMP on DAC
output
10%-90%
-
24
128
5%-95%
-
32
170
1%-99%
-
49
265
32lsb
-
57
284
1lsb
-
93
483
tWAKEUP(2)
Wakeup time from off state
(setting the ENx bit in the
DAC Control register) until
final value ±1 LSB
Normal mode CL ≤ 10 pF
-
1.4
3.5
µs
PSRR
VDDA supply rejection ratio
VDD > 2.7 V
65
85
-
dB
VDD <2.7 V
40
85
-
tSAMP
Sampling time in sample
and hold mode (code
transition between the
lowest input code and the
highest input code when
DACOUT reaches final
value ±1LSB)
-
-
0.7
-
µs
CIint
Internal sample and hold
capacitor
--
4
5
pF
dV/dt (hold
phase)
Voltage decay rate in
Sample and hold mode,
during hold phase
CSH = 4 pF
T = 55°C
-50
-
mV/ms
IDDA(DAC)
DAC consumption from
VDDA
No load, middle code (0x800)
-
-
0.2
µA
IDDV(DAC)
DAC consumption from
VREF+
No load, middle code (0x800)(3)
-720
955
1. Guaranteed by design.
2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
3. Worst case consumption is at code 0x800.
Table 71. DAC 15MSPS characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com