Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

LPC47M14X Datasheet(PDF) 68 Page - SMSC Corporation

No. de pieza LPC47M14X
Descripción Electrónicos  128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  SMSC [SMSC Corporation]
Página de inicio  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M14X Datasheet(HTML) 68 Page - SMSC Corporation

Back Button LPC47M14X Datasheet HTML 64Page - SMSC Corporation LPC47M14X Datasheet HTML 65Page - SMSC Corporation LPC47M14X Datasheet HTML 66Page - SMSC Corporation LPC47M14X Datasheet HTML 67Page - SMSC Corporation LPC47M14X Datasheet HTML 68Page - SMSC Corporation LPC47M14X Datasheet HTML 69Page - SMSC Corporation LPC47M14X Datasheet HTML 70Page - SMSC Corporation LPC47M14X Datasheet HTML 71Page - SMSC Corporation LPC47M14X Datasheet HTML 72Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 205 page
background image
SMSC DS – LPC47M14X
Page 68
Rev. 03/19/2001
FIFO POLLED MODE OPERATION
With FCR bit 0 = "1" resetting IER bits 0, 1, 2 or 3 or all to zero puts the UART in the FIFO Polled Mode of operation.
Since the RCVR and XMITTER are controlled separately, either one or both can be in the polled mode of operation. In
this mode, the user's program will check RCVR and XMITTER status via the LSR. LSR definitions for the FIFO Polled
Mode are as follows:
Bit 0=1 as long as there is one byte in the RCVR FIFO.
Bits 1 to 4 specify which error(s) have occurred. Character error status is handled the same way as when
in the interrupt mode, the IIR is not affected since EIR bit 2=0.
Bit 5 indicates when the XMIT FIFO is empty.
Bit 6 indicates that both the XMIT FIFO and shift register are empty.
Bit 7 indicates whether there are any errors in the RCVR FIFO.
There is no trigger level reached or timeout condition indicated in the FIFO Polled Mode, however, the RCVR and XMIT
FIFOs are still fully capable of holding characters.
Table 31 – Baud Rates
DESIRED
BAUD RATE
DIVISOR USED TO
GENERATE 16X CLOCK
PERCENT ERROR DIFFERENCE
BETWEEN DESIRED AND ACTUAL
1
HIGH
SPEED BIT
2
50
2304
0.001
X
75
1536
-
X
110
1047
-
X
134.5
857
0.004
X
150
768
-
X
300
384
-
X
600
192
-
X
1200
96
-
X
1800
64
-
X
2000
58
0.005
X
2400
48
-
X
3600
32
-
X
4800
24
-
X
7200
16
-
X
9600
12
-
X
19200
6
-
X
38400
3
0.030
X
57600
2
0.16
X
115200
1
0.16
X
230400
32770
0.16
1
460800
32769
0.16
1
Note
1: The percentage error for all baud rates, except where indicated otherwise, is 0.2%.
Note
2: The High Speed bit is located in the Device Configuration Space.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com