AM652X datasheet(249/299 Pages) TI1

249 / 299 page

249

AM6548, AM6528, AM6546

AM6526, AM6527

www.ti.com

SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018

Submit Documentation Feedback

Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527

Detailed Description

6.8

Memory Subsystem

6.8.1

MSMC

The

Multi-core

Shared

Memory

Controller

(MSMC)

forms

the

heart

the

compute

cluster

(COMPUTE_CLUSTER0) providing high-bandwidth resource access both to and from all of the connected

processing elements and the rest of the system. MSMC serves as the data-movement backbone of the

compute cluster.

MSMC supports the following features:

•

2MB (2 banks x 1MB) SRAM with ECC:

–

Shared coherent level 2/level 3 memory-mapped SRAM

–

Shared coherent level 3 cache

•

256-bit processor port bus and 40-bit physical address bus

•

Coherent unified bi-directional interfaces to connect to processors or device masters

•

One infrastructure master interface

•

Single external memory master interface

•

Supports distributed virtual system

•

Supports internal DMA engine – DRU (Data Routing Unit)

–

DMA in/out L2 SRAM, MSMC, DDR and system

–

L2, L3 cache pre-warming and post flushing

•

Bandwidth management with starvation bound

•

Two-level QoS support for real-time/non-real-time split

•

Security firewall for SRAM/cache and external memory

•

ECC error protection

•

Scrubbing on MSMC data memory (no scrubbing on tag RAMs or memory blocks used by DRU)

•

Parity protection and detection on all addresses, routing control and SECDED protection on data

pipelines

•

One interconnect messaging interface that supports DMA/prefetch requests to DRU

•

Trace and debugging support

•

Supports dynamic power up and power down on PDs low power modes, if required by system

applications

•

Supports dynamic clock gating on all logic units

•

Supports low power mode during low-usage processor states

MSMC does not support the following:

•

Cache coherence between multiple MSMC clusters

•

Atomic operation for compute cluster interface

•

AMBA-style exclusive bus operations to strongly ordered, device, or non-cacheable memory locations.

•

DRU memory management unit

•

PSI-L supported MMU control messaging

For more information, see section Multicore Shared Memory Controller (MSMC) in chapter Device

Configuration of the device TRM.

AM652X Datasheet(PDF) 249 Page - Texas Instruments

AM652X Datasheet(HTML) 249 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL