STM32F101XF datasheet(74/117 Pages) STMICROELECTRONICS

74 / 117 page

Electrical characteristics

STM32F101xF, STM32F101xG

74/117

DocID16553 Rev 5

NAND controller waveforms and timings

Figure 33 through Figure 36 represent synchronous waveforms and Table 40 and Table 41

provide the corresponding timings. The results shown in this table are obtained with the

following FSMC configuration:

•

COM.FSMC_SetupTime = 0x00;

•

COM.FSMC_WaitSetupTime = 0x02;

•

COM.FSMC_HoldSetupTime = 0x02;

•

COM.FSMC_HiZSetupTime = 0x00;

•

ATT.FSMC_SetupTime = 0x01;

•

ATT.FSMC_WaitSetupTime = 0x02;

•

ATT.FSMC_HoldSetupTime = 0x01;

•

ATT.FSMC_HiZSetupTime = 0x00;

•

Bank = FSMC_Bank_NAND;

•

MemoryDataWidth = FSMC_MemoryDataWidth_16b;

•

ECC = FSMC_ECC_Enable;

•

ECCPageSize = FSMC_ECCPageSize_512Bytes;

•

TCLRSetupTime = 0;

•

TARSetupTime = 0;

Table 40. Switching characteristics for PC Card/CF read and write cycles in I/O space

Symbol

Parameter

Min

Max

Unit

tw(NIOWR)

FSMC_NIOWR low width

8 THCLK

tv(NIOWR-D)

FSMC_NIOWR low to FSMC_D[15:0] valid

5 THCLK -

th(NIOWR-D)

FSMC_NIOWR high to FSMC_D[15:0] invalid

11THCLK -

-ns

td(NCE4_1-NIOWR)

FSMC_NCE4_1 low to FSMC_NIOWR valid

5THCLK +

th(NCEx-NIOWR)

FSMC_NCEx high to FSMC_NIOWR invalid

5THCLK -

2.5

-ns

td(NIORD-NCEx)

FSMC_NCEx low to FSMC_NIORD valid

5THCLK -

0.5

th(NCEx-NIORD)

FSMC_NCEx high to FSMC_NIORD) valid

5 THCLK -

0.5

-ns

tw(NIORD)

FSMC_NIORD low width

8THCLK

tsu(D-NIORD)

FSMC_D[15:0] valid before FSMC_NIORD high

td(NIORD-D)

FSMC_D[15:0] valid after FSMC_NIORD high

STM32F101XF Datasheet(PDF) 74 Page - STMicroelectronics

STM32F101XF Datasheet(HTML) 74 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL