STM8SPLNB1 datasheet(23/44 Pages) STMICROELECTRONICS

23 / 44 page

DocID018831 Rev 5

23/44

STM8SPLNB1

Electrical characteristics

4.3

Operating conditions

4.3.1

General operating conditions

Table 22. General operating conditions

Symbol

Parameter

Conditions

Min

Max

Unit

fCPU

Internal CPU clock frequency

MHz

VDD

Standard operating voltage

2.95

5.5

VCAP(1)

1. Care should be taken when selecting the capacitor, due to its tolerance, as well as the parameter

dependency on temperature, DC bias and frequency in addition to other factors. The parameter maximum

value must be respected for the full application range.

CEXT: capacitance of external

capacitor

470

3300

ESR of external capacitor

at 1 MHz(2)

2. This frequency of 1 MHz as a condition for VCAP parameters is given by design of internal regulator.

0.3

ESL of external capacitor

PD(3)

3. To calculate PDmax(TA), use the formula PDmax = (TJmax - TA)/ JA (see 5.3: Thermal characteristics)

Power dissipation at

TA = 85 °C

TSSOP20

238

SO20W

220

UFQFPN20

220

Ambient temperature

Maximum power dissipation

-40

°C

Junction temperature range

-40

105

Table 23. Operating conditions at power-up/power-down

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

tVDD

VDD rise time rate

μs/V

VDD fall time rate(1)

1. Reset is always generated after a tTEMP delay. The application must ensure that VDD is still above the

minimum operating voltage (VDD min.) when the tTEMP delay has elapsed.

-2

tTEMP

Reset release

delay

VDD rising

1.7

VIT+

Power-on reset

threshold

2.6

2.7

2.85

VIT-

Brown-out reset

threshold

2.5

2.65

2.8

VHYS(BOR)

Brown-out reset

hysteresis

STM8SPLNB1 Datasheet(PDF) 23 Page - STMicroelectronics

STM8SPLNB1 Datasheet(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Descarga

Enlace URL