ST72361AR4-Auto datasheet(188/279 Pages) STMICROELECTRONICS

188 / 279 page

LINSCI serial communication interface (LIN master/slave)

ST72361xx-Auto

188/279

Doc ID 12468 Rev 3

15.10.5

LIN divider registers

LDIV is coded using the two registers LPR and LPFR. In LIN slave mode, the LPR register is

accessible at the address of the SCIBRR register and the LPFR register is accessible at the

address of the SCIETPR register.

15.10.6

LIN prescaler register (LPR)

Read/ write

Reset value: 0000 0000 (00h)

LPR[7:0] LIN Prescaler (mantissa of LDIV)

These 8 bits define the value of the mantissa of the LIN Divider (LDIV):

Caution:

LPR and LPFR registers have different meanings when reading or writing to them.

Consequently bit manipulation instructions (BRES or BSET) should never be used to modify

the LPR[7:0] bits, or the LPFR[3:0] bits.

15.10.7

LIN prescaler fraction register (LPFR)

Read/ write

Reset value: 0000 0000 (00h)

Bits 7:4 = Reserved.

Bits 3:0 = LPFR[3:0] Fraction of LDIV

These 4 bits define the fraction of the LIN Divider (LDIV):

LPR7

LPR6

LPR5

LPR4

LPR3

LPR2

LPR1

LPR0

Table 67.

LDIV mantissa

LPR[7:0]

Rounded mantissa (LDIV)

00h

SCI clock disabled

01h

...

FEh

254

FFh

255

LPFR3

LPFR2

LPFR1

LPFR0

ST72361AR4-Auto Datasheet(PDF) 188 Page - STMicroelectronics

ST72361AR4-Auto Datasheet(HTML) 188 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL