 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
TNETV6446AINZWT Datasheet(PDF) 182 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV6446AINZWT Datasheet(HTML) 182 Page - Texas Instruments |
|
|
182 / 227 page  TMS320DM6446 SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010 www.ti.com 6.15 USB 2.0 The DM6446 USB2.0 peripheral supports the following features: • USB 2.0 peripheral at speeds high speed (HS: 480 Mb/s) and full speed (FS: 12 Mb/s) • USB 2.0 host at speeds HS, FS, and low speed (LS: 1.5 Mb/s) • All transfer modes (control, bulk, interrupt, and isochronous) • 4 Transmit (TX) and 4 Receive (RX) endpoints in addition to endpoint 0 • FIFO RAM – 4K endpoint – Programmable size • Connects to a standard UTMI+ PHY with a 60 MHz, 8-bit interface • Connects to a standard Charge Pump for VBUS 5 V generation • RNDIS mode for accelerating RNDIS type protocols using short packet termination over USB 6.15.1 USBPHY_CTL Register Description The USB physical interface control register USBPHY_CTL is described in Figure 6-58 and Table 6-70. Figure 6-58. USBPHY_CTL Register 31 9 8 Reserved PHYCLKGD R-0000 0000 0000 0000 0000 000 R-0 7 6 5 4 3 2 1 0 SESNDEN VBDTCTEN Reserved PHYPLLON CLKO1SEL OSCPDWN Reserved PHYPDWN R/W-1 R/W-1 R-0 R/W-0 R/W-0 R/W-1 R/W-1 R/W-1 LEGEND: R = Read, W = Write, n = value at reset Table 6-70. USBPHY_CTL Register Descriptions Name Description PHYCLKGD USB PHY Power and Clock Good 0 = Phy power not ramped or PLL not locked 1 = Phy power is good and PLL is locked SESNDEN Session End Comparator enable 0 = comparator disabled 1 = comparator enabled VBDTCTEN vbus comparator enable 0 = comparators (except session end) disabled 1 = comparators (except session end) enabled PHYPLLON USB PHY PLL suspend override 0 = Normal PLL operation 1 = Override PLL suspend state CLKO1SEL CLK_OUT1 frequency select 0 = 24 MHz 1 = 12 MHz OSCPDWN USB PHY oscillator power down control 0 = PHY oscillator powered 1 = PHY oscillator power off PHYPDWN USB PHY power down control 0 = PHY powered 1 = PHY power off 182 Peripheral and Electrical Specifications Copyright © 2005–2010, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): TMS320DM6446 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Spanish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
