TNETV1644ZDU6 datasheet(234/306 Pages) TI1

234 / 306 page

6.11 Universal Asynchronous Receiver/Transmitter (UART)

6.11.1 UART Peripheral Register Description(s)

TMS320DM6437

Digital Media Processor

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

www.ti.com

DM6437 has 2 UART peripherals. Each UART has the following features:

• 16-byte storage space for both the transmitter and receiver FIFOs

• 1, 4, 8, or 14 byte selectable receiver FIFO trigger level for autoflow control and DMA

• DMA signaling capability for both received and transmitted data

• Programmable auto-rts and auto-cts for autoflow control

• Frequency pre-scale values from 1 to 65,535 to generate appropriate baud rates

• Prioritized interrupts

• Programmable serial data formats

–

5, 6, 7, or 8-bit characters

–

Even, odd, or no parity bit generation and detection

–

1, 1.5, or 2 stop bit generation

• False start bit detection

• Line break generation and detection

• Internal diagnostic capabilities

–

Loopback controls for communications link fault isolation

–

Break, parity, overrun, and framing error simulation

• Modem control functions (CTS, RTS) on UART0 only.

The UART0/1 registers are listed in Table 6-48 and Table 6-49 .

Table 6-48. UART0 Register Descriptions

HEX ADDRESS RANGE

ACRONYM

0x01C2 0000

RBR

UART0 Receiver Buffer Register (Read Only)

0x01C2 0000

THR

UART0 Transmitter Holding Register (Write Only)

0x01C2 0004

IER

UART0 Interrupt Enable Register

0x01C2 0008

IIR

UART0 Interrupt Identification Register (Read Only)

0x01C2 0008

FCR

UART0 FIFO Control Register (Write Only)

0x01C2 000C

LCR

UART0 Line Control Register

0x01C2 0010

MCR

UART0 Modem Control Register

0x01C2 0014

LSR

UART0 Line Status Register

0x01C2 0018

Reserved

0x01C2 001C

Reserved

0x01C2 0020

DLL

UART0 Divisor Latch (LSB)

0x01C2 0024

DLH

UART0 Divisor Latch (MSB)

0x01C2 0028

PID1

Peripheral Identification Register 1

0x01C2 002C

PID2

Peripheral Identification Register 2

0x01C2 0030

PWREMU_MGMT

UART0 Power and Emulation Management Register

0x01C2 0034 - 0x01C2 03FF

Reserved

Table 6-49. UART1 Register Descriptions

HEX ADDRESS RANGE

ACRONYM

0x01C2 0400

RBR

UART1 Receiver Buffer Register (Read Only)

0x01C2 0400

THR

UART1 Transmitter Holding Register (Write Only)

0x01C2 0404

IER

UART1 Interrupt Enable Register

Peripheral Information and Electrical Specifications

234

Submit Documentation Feedback

TNETV1644ZDU6 Datasheet(PDF) 234 Page - Texas Instruments

TNETV1644ZDU6 Datasheet(HTML) 234 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL