Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

TNETV1644ZDU6 Datasheet(PDF) 229 Page - Texas Instruments

Click here to check the latest version.
No. de pieza TNETV1644ZDU6
Descripción Electrónicos  Digital Media Processor
PDF  306 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV1644ZDU6 Datasheet(HTML) 229 Page - Texas Instruments

Back Button TNETV1644ZDU6 Datasheet HTML 225Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 226Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 227Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 228Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 229Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 230Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 231Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 232Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 233Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 229 / 306 page
background image
PCLK
(Positive Edge Clocking)
9
PCLK
(Negative Edge Clocking)
10
VCTL(A)
A. VCTL = HSYNC and VSYNC
VPBECLK
27
28
33
34
35
36
LCD_FIELD
TMS320DM6437
Digital Media Processor
www.ti.com
SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008
Table 6-43. Timing Requirements for VPBE Control Input With Respect to PCLK and VPBECLK(1) (see
Figure 6-24)
-7/-6/-5/-4
-L/-Q6/-Q5/-Q4
NO.
UNIT
MIN
MAX
9
tsu(VCTLV-PCLK)
Setup time, VCTL valid before PCLK edge
3
ns
10
th(PCLK-VCTLV)
Hold time, VCTL valid after PCLK edge
1
ns
27
tsu(VCTLV-VPBECLK)
Setup time, VCTL valid before VPBECLK rising edge
3
ns
28
th(VPBECLK-VCTLV)
Hold time, VCTL valid after VPBECLK rising edge
1
ns
33
tsu(FIELD-PCLK)
Setup time, LCD_FIELD valid before PCLK edge
5P(2)
ns
34
th(PCLK-FIELD)
Hold time, LCD_FIELD valid after PCLK edge
5P(2)
ns
35
tsu(FIELD-VPBECLK)
Setup time, LCD_FIELD valid before VPBECLK edge
5P(2)
ns
36
th(VPBECLK-FIELD)
Hold time, LCD_FIELD valid after VPBECLK edge
5P(2)
ns
(1)
PCLK may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode, the rising
edge of PCLK is referenced. When in negative edge clocking mode, the falling edge of PCLK is referenced.
(2)
P = 1/(VCLKIN clock frequency) in ns. VCLKIN is either PCLK or VPBECLK, whichever is used.
Figure 6-24. VPBE Input Timing With Respect to PCLK and VPBECLK
Submit Documentation Feedback
Peripheral Information and Electrical Specifications
229



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com