Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

Preview PDF HTML

TNETV2664FIBZWT Datasheet(PDF) 179 Page - Texas Instruments

Click here to check the latest version.
No. de pieza TNETV2664FIBZWT
Descripción Electrónicos  Fixed-Point Digital Signal Processor
PDF  249 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV2664FIBZWT Datasheet(HTML) 179 Page - Texas Instruments

Back Button TNETV2664FIBZWT Datasheet HTML 175Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 176Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 177Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 178Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 179Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 180Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 181Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 182Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 183Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 179 / 249 page
background image
DDR_CLK
1
TMS320C6424
www.ti.com
SPRS347D – MARCH 2007 – REVISED DECEMBER 2009
6.9.4.1
DDR2 Memory Controller Electrical Data/Timing
The Implementing DDR2 PCB Layout on the TMS320C6421/4 DMSoC Application Report (literature
number SPRAAL7) specifies a complete DDR2 interface solution for the C6424 as well as a list of
compatible DDR2 devices. TI has performed the simulation and system characterization to ensure all
DDR2 interface timings in this solution are met.
TI only supports board designs that follow the guidelines outlined in the Implementing DDR2 PCB Layout
on the TMS320C6421/4 DMSoC Application Report (literature number SPRAAL7).
Table 6-27. Switching Characteristics Over Recommended Operating Conditions for DDR2 Memory
Controller(1) (2)(see Figure 6-18)
-7/-6/-5/-4
-L/-Q6/-Q5/-Q4
NO.
PARAMETER
UNIT
MIN
MAX
1
tc(DDR_CLK)
Cycle time, DDR_CLK
6
8
ns
(1)
DDR_CLK cycle time = 2 x PLL2 _SYSCLK1 cycle time.
(2)
The PLL2 Controller must be programmed such that the resulting DDR_CLK clock frequency is within the specified range.
Figure 6-18. DDR2 Memory Controller Clock Timing
Copyright © 2007–2009, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
179
Submit Documentation Feedback
Product Folder Link(s): TMS320C6424



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com