| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
MB95F613K Datasheet(PDF) 84 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
MB95F613K Datasheet(HTML) 84 Page - Cypress Semiconductor |
|
84 / 110 page ![]() Document Number: 002-04698 Rev. *A Page 84 of 110 PRELIMINARY MB95610H Series (Continued) (VCC = 2.4 V to 5.5 V, VSS = 0.0 V, TA = 40 °C to 85 °C) *: The external clock signal is input to X0 and the inverted external clock signal to X1. Parameter Symbol Pin name Condition Value Unit Remarks Min Typ Max Clock cycle time tHCYL X0, X1 — 61.5 — 1000 ns When the main oscillation circuit is used X0 X1: open 83.4 — 1000 ns When an external clock is used X0, X1 * 30.8 — 1000 ns tLCYL X0A, X1A — — 30.5 — µs When the subclock is used Input clock pulse width tWH1, tWL1 X0 X1: open 33.4 — — ns When an external clock is used, the duty ratio should range between 40% and 60%. X0, X1 * 14.4 15.2 — ns tWH2, tWL2 X0A — — 30.5 — µs Input clock rising time and falling time tCR, tCF X0, X0A X1: open — — 5 ns When an external clock is used X0, X1, X0A, X1A *— — 5 ns CR oscillation start time tCRHWK — — — — 50 µs When the main CR clock is used tCRLWK — — — — 30 µs When the sub-CR clock is used PLL oscillation start time tMCRPLLW K — — — — 100 µs When the main CR PLL clock is used |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |