| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
LAN8741Ai-EN Datasheet(PDF) 90 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN8741Ai-EN Datasheet(HTML) 90 Page - Microchip Technology |
|
90 / 106 page ![]() LAN8741A/LAN8741Ai DS00001988A-page 90 2013-2015 Microchip Technology Inc. Note 1: 40 ns for 100BASE-TX operation, 400 ns for 10BASE-T operation. 2: Timing was designed for system load between 10 pF and 25 pF. FIGURE 5-4: MII TRANSMIT TIMING TABLE 5-10: MII TRANSMIT TIMING VALUES Symbol Description Min. Typ. Max. Unit Note tclkp TXCLK period (see Note 1)ns tclkh TXCLK high time tclkp * 0.4 tclkp * 0.6 ns tclkl TXCLK low time tclkp * 0.4 tclkp * 0.6 ns tsu TXD[3:0], TXEN, TXER setup time to rising edge of TXCLK 12.0 ns (see Note 2) thold TXD[3:0], TXEN, TXER hold time after rising edge of TXCLK 0ns (see Note 2) t1 TXCLK rising edge after TXEN assertion to RXDV assertion (100 Mbps internal loopback mode) 160 162 ns (see Note 2) tsu tclkh tclkl tclkp thold tsu thold thold tsu thold TXCLK (OUTPUT) TXD[3:0] (INPUTS) TXEN, TXER (INPUTS) |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |