| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
STM32F091CB Datasheet(PDF) 95 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F091CB Datasheet(HTML) 95 Page - STMicroelectronics |
|
95 / 127 page ![]() DocID026284 Rev 3 95/127 STM32F091xB STM32F091xC Electrical characteristics 99 SPI/I2S characteristics Unless otherwise specified, the parameters given in Table 68 for SPI or in Table 69 for I2S are derived from tests performed under the ambient temperature, fPCLKx frequency and supply voltage conditions summarized in Table 24: General operating conditions. Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I2S). Table 67. I2C analog filter characteristics(1) 1. Guaranteed by design, not tested in production. Symbol Parameter Min Max Unit tAF Maximum width of spikes that are suppressed by the analog filter 50(2) 2. Spikes with widths below tAF(min) are filtered. 260(3) 3. Spikes with widths above tAF(max) are not filtered ns Table 68. SPI characteristics(1) Symbol Parameter Conditions Min Max Unit fSCK 1/tc(SCK) SPI clock frequency Master mode - 18 MHz Slave mode - 18 tr(SCK) tf(SCK) SPI clock rise and fall time Capacitive load: C = 15 pF - 6 ns tsu(NSS) NSS setup time Slave mode 4Tpclk - ns th(NSS) NSS hold time Slave mode 2Tpclk + 10 - tw(SCKH) tw(SCKL) SCK high and low time Master mode, fPCLK = 36 MHz, presc = 4 Tpclk/2 -2 Tpclk/2 + 1 tsu(MI) tsu(SI) Data input setup time Master mode 4 - Slave mode 5 - th(MI) Data input hold time Master mode 4 - th(SI) Slave mode 5 - ta(SO)(2) Data output access time Slave mode, fPCLK = 20 MHz 0 3Tpclk tdis(SO)(3) Data output disable time Slave mode 0 18 tv(SO) Data output valid time Slave mode (after enable edge) - 22.5 tv(MO) Data output valid time Master mode (after enable edge) - 6 th(SO) Data output hold time Slave mode (after enable edge) 11.5 - th(MO) Master mode (after enable edge) 2 - DuCy(SCK) SPI slave input clock duty cycle Slave mode 25 75 % 1. Data based on characterization results, not tested in production. 2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data. 3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |