Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

MAX1102 Datasheet(PDF) 10 Page - Maxim Integrated Products

No. de pieza MAX1102
Descripción Electrónicos  8-Bit CODECs
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  MAXIM [Maxim Integrated Products]
Página de inicio  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX1102 Datasheet(HTML) 10 Page - Maxim Integrated Products

Back Button MAX1102 Datasheet HTML 6Page - Maxim Integrated Products MAX1102 Datasheet HTML 7Page - Maxim Integrated Products MAX1102 Datasheet HTML 8Page - Maxim Integrated Products MAX1102 Datasheet HTML 9Page - Maxim Integrated Products MAX1102 Datasheet HTML 10Page - Maxim Integrated Products MAX1102 Datasheet HTML 11Page - Maxim Integrated Products MAX1102 Datasheet HTML 12Page - Maxim Integrated Products MAX1102 Datasheet HTML 13Page - Maxim Integrated Products MAX1102 Datasheet HTML 14Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 16 page
background image
Output Buffer
The MAX1102/MAX1103/MAX1104 analog output is
internally buffered by a precision unity-gain buffer that
slews at 1.2V/µs (typ). The output swings from GND to
VDD - 0.1V. With a 0 to VDD - 0.1V (or VDD - 0.1V to 0)
output transition, the amplifier output typically settles to
1/2LSB in 11µs when loaded with 10k
Ω in parallel with
100pF.
The buffer amplifier is stable with any combination of
resistive (
≥ 10kΩ) or capacitive (≤ 100pF) loads.
8-Bit CODECs
10
______________________________________________________________________________________
AOUT
CS
SCLK
DOUT
DIN
AIN
t10
t11
D7
D6
D5
D4
D3
D2
D1
D0
MSB
CONTROL WORD
LSB
D7
D6
D5
D4
D3
D2
D1
D0
MSB
CONVERSION RESULT
LSB
t3
t3
t4
t5
tconv
input sampling instant
ADC CONVERSION CYCLE (ADC PREVIOUSLY ENABLED. DAC DISABLED)
Figure 4a. Serial Interface Timing Diagram. ADC enabled and DAC disabled.
VDD
AOUT
SCLK
DOUT
DIN
D7
D6
D5
D4
D3
D2
D1
D0
MSB
CONTROL WORD
LSB
D7
D6
D5
D4
D3
D2
D1
D0
MSB
DAC DATA
LSB
CS
t3
t3
twake-up
tsettling
t4
t5
Figure 4b. Serial Interface Timing Diagram. ADC disabled and DAC disabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com