P4C1024-15P3C datasheet(7/8 Pages) PYRAMID

7 / 8 page

P4C1024

Page 7 of 14

Document # SRAM124 REV A

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE

CE CONTROLLED)(11)

1.5V

Write

Active

Read

* including scope and test fixture.

Note:

Because of the ultra-high speed of the P4C1024, care must be

taken when testing this device; an inadequate setup can cause a

normal functioning part to be rejected as faulty. Long high-

inductance leads that cause supply bounce must be avoided by

bringing the V

CC and ground planes directly up to the contactor

fingers. A 0.01 µF high frequency capacitor is also required

between V

CC and ground.

To avoid signal reflections, proper termination must be used; for

example, a 50

Ω test environment should be terminated into a 50Ω load

with 1.73V (Thevenin Voltage) at the comparator input, and a 116

Ω

resistor must be used in series with D

OUT to match 166Ω (Thevenin

Resistance).

AC TEST CONDITIONS

TRUTH TABLE

Input Pulse Levels

Input Rise and Fall Times

Input Timing Reference Level

Output Timing Reference Level

Output Load

GND to 3.0V

3ns

1.5V

See Fig. 1 and 2

Mode

Standby

OUT Disabled

Standby

Power

I/O

High Z

OUT

High Z

Standby

Active

High Z

Figure 1. Output Load

Figure 2. Thevenin Equivalent

P4C1024-15P3C Datasheet(PDF) 7 Page - Pyramid Semiconductor Corporation

P4C1024-15P3C Datasheet(HTML) 7 Page - Pyramid Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8

Datasheet Descarga

Enlace URL