CC1150-RTY1 datasheet(18/67 Pages) TI1

18 / 67 page

(

)

DRATE _ E

DATA

XOSC

256 DRATE _ M

CC1150

SWRS037B – JANUARY 2006 – REVISED MARCH 2015

www.ti.com

5.6.2

General Control and Status Pins

The CC1150 has one dedicated configurable pin (GDO0) and one shared pin (GDO1/SO) that can output

internal status information useful for control software. These pins can be used to generate interrupts on

the MCU. See Section 5.17 for more details of the signals that can be programmed. The shared pin is the

SO pin in the SPI interface. The default setting for GDO1/SO is 3-state output. By selecting any other of

the programming options the GDO1/SO pin will become a generic pin. When CSn is low, the pin will

always function as a normal SO pin.

In the synchronous and asynchronous serial modes, the GDO0 pin is used as a serial TX data input pin

while in transmit mode.

The GDO0 pin can also be used for an on-chip analog temperature sensor. By measuring the voltage on

the GDO0 pin with an external ADC, the temperature can be calculated. Specifications for the temperature

sensor are found in Section 4.9. With default PTEST register setting (0x7F), the temperature sensor

output is only available when the frequency synthesizer is enabled (for example, the MANCAL, FSTXON

and TX states). It is necessary to write 0xBF to the PTEST register to use the analog temperature sensor

in the IDLE state. Before leaving the IDLE state, the PTEST register should be restored to its default value

(0x7F).

5.6.3

Optional Radio Control Feature

The CC1150 has an optional way of controlling the radio by reusing SI, SCLK, and CSn from the SPI

interface. This feature allows for a simple three-pin control of the major states of the radio: SLEEP, IDLE,

and TX.

This optional functionality is enabled with the MCSM0.PIN_CTRL_EN configuration bit.

State changes are commanded as follows:

•

If CSn is high, the SI and SCLK are set to the desired state according to Table 5-3.

•

If CSn goes low, the state of SI and SCLK is latched and a command strobe is generated internally

according to the pin configuration.

It is only possible to change state with the latter functionality. That means that for instance TX will not be

restarted if SI and SCLK are set to TX and CSn toggles. When CSn is low the SI and SCLK has normal

SPI functionality.

All pin control command strobes are executed immediately except the SPWD strobe. The SPWD strobe is

delayed until CSn goes high.

Table 5-3. Optional Pin Control Coding

CSn

SCLK

FUNCTION

Chip unaffected by SCLK/SI

↓

Generates SPWD strobe

↓

Generates STX strobe

↓

Generates SIDLE strobe

↓

Defined on the transceiver version (CC1101)

SPI mode (wakes up into IDLE if in

SPI mode

SLEEP/XOFF)

5.7

Data Rate Programming

The data rate used when transmitting is programmed by the MDMCFG3.DRATE_M and the

MDMCFG4.DRATE_E configuration registers. The data rate is given by the formula below. As Equation 1

shows, the programmed data rate depends on the crystal frequency.

(1)

Detailed Description

Submit Documentation Feedback

Product Folder Links: CC1150

CC1150-RTY1 Datasheet(PDF) 18 Page - Texas Instruments

CC1150-RTY1 Datasheet(HTML) 18 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Descarga

Enlace URL