| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
STAC9704 Datasheet(PDF) 34 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
STAC9704 Datasheet(HTML) 34 Page - Hynix Semiconductor |
|
34 / 49 page ![]() SigmaTel, Inc. STAC9704/7 34 10/02/98 7. AC TIMING CHARACTERISTICS (Tambient = 25 ° C, AVdd = DVdd = 5.0V or 3.3V ± 5%, AVss=DVss+0V; 50pF external load) 7.1 Cold Reset Figure 14: Cold Reset RESET# BIT_CLK Tres_low Trst2clk Table 19 : Cold Reset PARAMETER SYMBOL MIN TYP MAX UNITS RESET# active low pulse width Tres_low 1.0 - - us RESET# inactive to BIT_CLK startup delay Trst2clk 162.8 - - ns # denotes active low. 7.2 Warm Reset As per the STAC9704 errata, the BIT_CLK is triggered on the rising edge of the SYNC pulse rather than the falling edge of the SYNC pulse as specified in the AC97 specification. This issue is not known to have caused any customer problems. Figure 15: Warm Reset SYNC BIT_CLK Tsync_2clk Tsync_high |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |