| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AM79C971VCW Datasheet(PDF) 247 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C971VCW Datasheet(HTML) 247 Page - Advanced Micro Devices |
|
247 / 265 page ![]() APPENDIX E Am79C971 E-1 Auto-Negotiation Registers The following registers exist in the Auto-Negotiation block and are written or read by using registers MII Ad- dress (BCR33) and MII Data Port (BCR34). These reg- isters are indirect read and write registers with the register offset specified by the REGAD (BCR33, bits 3- 0) portion of the MII Address Register (BCR33). The PHYAD (BCR33, bits 3-0) portion specifies the specific PHY that you wish to communicate with. The internal PHY on the Am79c971 controller has a PHYAD ad- dress of 1fh. The default external PHY has a PHYAD address of 00h. The following is a table of these indirect registers and defaulted values for the internal registers. Register 0: MII Control Register Bit Name Default Description 15 PRPHY Reset. Defaults to ZERO after power-up and after hardware resets (H_RESET). This is normally only used to bring up the external PHY into a known state. Not used for the internal PHY. Use the normal Am79C971 reset mechanisms. 14 LB NA (0) Loop Back. Defaults to ZERO after power- up and after hardware resets (H_RESET). Loopback is supported only in an external PHY. See the “MII Configuration” section for more details.. 13 SS NA (0) Speed Selection. Defaults to ZERO after power-up and after hardware resets (H_RESET). This is ZERO the entire time the internal PHY is active. The external PHY can be forced into 100Mbps or 10Mbps mode by manipulation of this bit. This bit is used only when the Auto- Negotiation Enable bit is ZERO. 12 ANE Variable* Auto-Negotiation Enable. Defaults to ONE after power-up and after hardware resets (H_RESET). This bit enables the internal or external PHY’s Auto- Negotiation capabilities. When this bit is ZERO the internal/external PHY’s must be forced into the correct state through software intervention. 11 PD NA (0) Power Down. Defaults to ZERO after power-up and after hardware resets (H_RESET). This bit only applies to the external PHY. Use the SLEEP# or other power saving modes in the Am79C971 Controller. * See text on Auto Negotiation. |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |