AM79C970AVCW datasheet(59/219 Pages) AMD

No. de pieza	AM79C970AVCW

Descripción Electrónicos	PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product

PDF	219 Pages

Scroll/Zoom	100%

Fabricante Electrónico	AMD [Advanced Micro Devices]

Página de inicio	http://www.amd.com

Logo

59 / 219 page

P R E L I M I N A R Y

AMD

Am79C970A

19436A-29

FRAME

CLK

IRDY

TRDY

DEVSEL

REQ

GNT

PAR

DEVSEL is sampled

MD1

0000

0110

PAR

DATA

MD0

0000

0110

PAR

2345678

Figure 26. Descriptor Ring Read In Non-Burst Mode

During descriptor write accesses, only the byte lanes

which need to be written are enabled.

If buffer chaining is used, accesses to the descriptors of

all intermediate buffers consist of only one data transfer

to return ownership of the buffer to the system. When

SWSTYLE (BCR20, bits 7–0) is cleared to ZERO (i.e.

the descriptor entries are organized as 16-bit software

structures), the descriptor access will write a single byte.

When SWSTYLE (BCR20, bits 7–0) is set to ONE, TWO

or THREE (i.e. the descriptor entries are organized as

32-bit software structures), the descriptor access will

write a single word. On all single buffer transmit or re-

ceive descriptors, as well as on the last buffer in chain,

writes to the descriptor consist of two data transfers. The

first one writing a DWord containing status information.

The second data transfer writing a byte (SWSTYLE

cleared to ZERO) or otherwise a word containing addi-

tional status and the ownership bit (i.e. MD1[31]).

AM79C970AVCW Datasheet(PDF) 59 Page - Advanced Micro Devices

AM79C970AVCW Datasheet(HTML) 59 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL