Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AM79C970AVCW Datasheet(PDF) 52 Page - Advanced Micro Devices

No. de pieza AM79C970AVCW
Descripción Electrónicos  PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
PDF  219 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AMD [Advanced Micro Devices]
Página de inicio  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C970AVCW Datasheet(HTML) 52 Page - Advanced Micro Devices

Back Button AM79C970AVCW Datasheet HTML 48Page - Advanced Micro Devices AM79C970AVCW Datasheet HTML 49Page - Advanced Micro Devices AM79C970AVCW Datasheet HTML 50Page - Advanced Micro Devices AM79C970AVCW Datasheet HTML 51Page - Advanced Micro Devices AM79C970AVCW Datasheet HTML 52Page - Advanced Micro Devices AM79C970AVCW Datasheet HTML 53Page - Advanced Micro Devices AM79C970AVCW Datasheet HTML 54Page - Advanced Micro Devices AM79C970AVCW Datasheet HTML 55Page - Advanced Micro Devices AM79C970AVCW Datasheet HTML 56Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 219 page
background image
AMD
P R E L I M I N A R Y
52
Am79C970A
Preemption During Burst Transaction
When the PCnet-PCI II controller operates in burst
mode, it only performs a single transaction per bus mas-
tership period, where transaction is defined as one ad-
dress phase and one or multiple data phases. The
central arbiter can remove
GNT at any time during the
transaction. The PCnet-PCI II controller will ignore the
deassertion of
GNT and continue with data transfers, as
long as the PCI Latency Timer is not expired. When the
Latency Timer is ZERO and
GNT is deasserted, the
PCnet-PCI II controller will finish the current data phase,
deassert
FRAME, finish the last data phase and release
the bus. If EXTREQ (BCR18, bit 8) is cleared to ZERO, it
will immediately assert
REQ to regain bus ownership as
soon as possible. If EXTREQ is set to ONE,
REQ will
stay asserted. When the preemption occurs after the
counter has counted down to ZERO, the PCnet-PCI II
controller will finish the current data phase, deassert
FRAME, finish the last data phase and release the bus.
Note that it is important for the host to program the PCI
Latency Timer according to the bus bandwidth require-
ment of the PCnet-PCI II controller. The host can deter-
mine this bus bandwidth requirement by reading the PCI
MAX_LAT and MIN_GNT registers.
The figure below assumes that the PCI Latency Timer
has counted down to ZERO on clock 7.
19436A-24
FRAME
CLK
AD
IRDY
TRDY
C/
BE
DEVSEL
PAR
DEVSEL is sampled
ADDR
BE
0111
PAR
1
234
5
6
78
9
DATA
PAR
REQ
DATA
DATA
DATA
DATA
PAR
PAR
PAR
PAR
GNT
Figure 21. Preemption During Burst Transaction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com