AX2000 datasheet(61/262 Pages) MICROSEMI

61 / 262 page

Axcelerator Family FPGAs

Re vi s i on 18

2 - 47

Class II

AC Loadings

Timing Characteristics

Table 2-47 • DC Input and Output Levels

VIL

VIH

VOL

VOH

IOL

IOH

Min., V

Max., V

Min., V

Max., V

Min,. V

-0.3

VREF – 0.2

VREF + 0.2

3.6

VREF – 0.8

VREF + 0.8

15.2

-15.2

Figure 2-22 • AC Test Loads

Table 2-48 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)

Input High (V)

Measuring Point* (V)

VREF (typ) (V)

Cload (pF)

VREF – 0.75

VREF + 0.75

VREF

1.25

Note:

* Measuring Point = Vtrip

Test Point

30 pF

VTT

Table 2-49 • 2.5 V SSTL2 Class II I/O Module

Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 2.3 V, TJ = 70°C

–2 Speed

–1 Speed

Std Speed

Units

Parameter

Description

Min.

Max.

Min.

Max.

Min.

Max.

2.5 V SSTL2 Class II I/O Module Timing

tDP

Input Buffer

1.89

2.16

2.53

tPY

Output Buffer

2.39

2.72

3.20

tICLKQ

Clock-to-Q for the I/O input register

0.67

0.77

0.90

tOCLKQ

Clock-to-Q for the I/O output register and

the I/O enable register

0.67

0.77

0.90

tSUD

Data Input Set-Up

0.23

0.27

0.31

tSUE

Enable Input Set-Up

0.26

0.30

0.35

tHD

Data Input Hold

0.00

tHE

Enable Input Hold

0.00

tCPWHL

Clock Pulse Width High to Low

0.39

tCPWLH

Clock Pulse Width Low to High

0.39

tWASYN

Asynchronous Pulse Width

0.37

tREASYN

Asynchronous Recovery Time

0.13

0.15

0.17

tHASYN

Asynchronous Removal Time

0.00

tCLR

Asynchronous Clear-to-Q

0.23

0.27

0.31

tPRESET

Asynchronous Preset-to-Q

0.23

0.27

0.31

AX2000 Datasheet(PDF) 61 Page - Microsemi Corporation

AX2000 Datasheet(HTML) 61 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL