| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
CXD3003 Datasheet(PDF) 6 Page - Sony Corporation |
|
|
|||||||||||||||||||||||||||||
CXD3003 Datasheet(HTML) 6 Page - Sony Corporation |
|
6 / 137 page ![]() – 6 – CXD3003R 41 42 43 44 45 46 47 48 49 50 51 52 53 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 75 76 77 78 79 80 81 82 O O O O O O O O I O I O O O I O I O O O I O I I I I I I I I I O 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, Z, 0 DA08 output when PSSL = 1, GFS output when PSSL = 0. DA07 output when PSSL = 1, RFCK output when PSSL = 0. Digital power supply. DA06 output when PSSL = 1, C2PO output when PSSL = 0. DA05 output when PSSL = 1, XRAOF output when PSSL = 0. DA04 output when PSSL = 1, MNT3 output when PSSL = 0. DA03 output when PSSL = 1, MNT2 output when PSSL = 0. DA02 output when PSSL = 1, MNT1 output when PSSL = 0. DA01 output when PSSL = 1, MNT0 output when PSSL = 0. Digital GND. Crystal selection input. Clock output. Inverted output of XTLI. 2/3 frequency division input for XTLI pin. 2/3 frequency division output for XTLI pin. Does not change with variable pitch. 1/4 frequency division output for XTLI pin. Changes with variable pitch. 16.9344MHz output. Changes simultaneously with variable pitch. Digital power supply. Digital Out on/off control (low = off, high = on). Digital Out output. Mute (low: off, high: on). WFCK (Write Frame Clock) output. Outputs a high signal when either subcode sync S0 or S1 is detected. Sub P to W serial output. SBSO readout clock input. Sub Q 80-bit and PCM peak and level data 16-bit output. SQSO readout clock input. GRSCOR re-synchronization input. Normally low, re-syncronization is executed when high. System reset. Reset when low. DAC test pin. Normally fixed to high. DAC test pin. Normally fixed to high. DAC test pin. Normally fixed to low. DAC sync window open input. Normally high, window open when low. DAC test pin. Normally fixed to high. DAC test pin. Normally fixed to low. Digital GND. Analog GND. Channel 2 DAC PWM output (reversed phase). DA08 DA07 DVDD2 DA06 DA05 DA04 DA03 DA02 DA01 DVSS2 XTSL MCKO FSTI FSTO C4M C16M DVDD3 MD2 DOUT MUTE WFCK SCOR SBSO EXCK SQSO SQCK SCSY XRST DTS2 DTS1 DTS0 XWO DAS0 DAS1 DVSS3 AVSS4 AO2R Pin No. Symbol I/O Description |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |