| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
WM9704CFT/V Datasheet(PDF) 27 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM9704CFT/V Datasheet(HTML) 27 Page - Wolfson Microelectronics plc |
|
27 / 37 page ![]() Production Data WM9704M WOLFSON MICROELECTRONICS LTD PD Rev 3.2 January 2001 27 3D CONTROL REGISTER (INDEX 22H) This register is used to control the centre and/or depth of the 3D stereo enhancement function built into of the AC ‘97 component. Only the depth bits DP0 to 3 have effect in the WM9704M. DP3…DP0 DEPTH 00% 1 - 8 Typical value - 15 100% RESERVED REGISTER (INDEX 24H) This register was originally specified to control what sample rate AC’97 is sending or receiving samples for the optional modem in and out. Not supported by the WM9704M. POWERDOWN CONTROL/STATUS REGISTER (INDEX 26H) This read/write register is used to program powerdown states and monitor subsystem readiness. The lower half of this register is read only status, a 1 indicating that the subsection is “ready”. Ready is defined as the subsection able to perform in its nominal state. When this register is written the bit values that come in on AC-link will have no effect on read only bits 0 to 7. When the AC-link “Codec Ready” indicator bit (SDATA_IN slot 0, bit 15) is a 1 it indicates that the AC-link and the WM9704M control and status registers are in a fully operational state. The AC’97 controller must further probe this Powerdown Control/Status Register to determine exactly which subsections, if any, are ready. READ BIT FUNCTION REF VREFs up to nominal level ANL Analogue mixers, etc ready DAC DAC section ready to accept data ADC ADC section ready to transmit data Table 16 Powerdown Status Register Function The powerdown modes are as follows. The first three bits are to be used individually rather than in combination with each other. The last bit PR3 can be used in combination with PR2 or by itself. PR0 and PR1 control the PCM ADCs and DACs only. PR6 is not supported by the WM9704M. WRITE BIT FUNCTION PR0 PCM in ADCs and input Mux powerdown PR1 PCM out DACs powerdown PR2 Analogue mixer powerdown (VREF still on) PR3 Analogue mixer powerdown (VREF off) PR4 Digital interface (AC-link) powerdown (external clock off) PR5 Internal clock disable PR6 HP amp powerdown – not supported EAPD External amplifier powerdown Table 17 Powerdown Control Register Function |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |