Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD6642BBCZRL Datasheet(PDF) 21 Page - Analog Devices

No. de pieza AD6642BBCZRL
Descripción Electrónicos  Dual IF Receiver
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD6642BBCZRL Datasheet(HTML) 21 Page - Analog Devices

Back Button AD6642BBCZRL Datasheet HTML 17Page - Analog Devices AD6642BBCZRL Datasheet HTML 18Page - Analog Devices AD6642BBCZRL Datasheet HTML 19Page - Analog Devices AD6642BBCZRL Datasheet HTML 20Page - Analog Devices AD6642BBCZRL Datasheet HTML 21Page - Analog Devices AD6642BBCZRL Datasheet HTML 22Page - Analog Devices AD6642BBCZRL Datasheet HTML 23Page - Analog Devices AD6642BBCZRL Datasheet HTML 24Page - Analog Devices AD6642BBCZRL Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 32 page
background image
AD6642
Rev. 0 | Page 21 of 32
DIGITAL OUTPUTS
The AD6642 output drivers are configured to interface with
LVDS outputs using a DRVDD supply voltage of 1.8 V. The
output bits are DDR LVDS as shown in Figure 2. Applications
that require the ADC to drive large capacitive loads or large
fanouts may require external buffers or latches.
As described in Application Note AN-877, Interfacing to High
Speed ADCs via SPI, the data format can be selected for offset
binary or twos complement when using the SPI control.
TIMING
The AD6642 provides latched data with a pipeline delay of
nine clock cycles. Data outputs are available one propagation
delay (tPD) after the rising edge of the clock signal.
The length of the output data lines and the loads placed on
them should be minimized to reduce transients within the
AD6642. These transients can degrade converter dynamic
performance.
The lowest typical conversion rate of the AD6642 is 40 MSPS.
At clock rates below 40 MSPS, dynamic performance can degrade.
Data Clock Output (DCO)
The AD6642 provides a data clock output (DCO) signal
intended for capturing the data in an external register. The
output data for Channel A is valid on the rising edge of DCO;
the output data for Channel B is valid on the falling edge of
DCO. See Figure 2 for a graphical timing description.
Table 11. Output Data Format
Input (V)
Condition (V)
Offset Binary Output Mode
Twos Complement Mode
VIN+ − VIN−
< −VREF − 0.5 LSB
0000 0000 0000 0000
1000 0000 0000 0000
VIN+ − VIN−
= −VREF
0000 0000 0000 0000
1000 0000 0000 0000
VIN+ − VIN−
= 0
1000 0000 0000 0000
0000 0000 0000 0000
VIN+ − VIN−
= +VREF − 1.0 LSB
1111 1111 1111 1111
0111 1111 1111 1111
VIN+ − VIN−
> +VREF − 0.5 LSB
1111 1111 1111 1111
0111 1111 1111 1111



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com