Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

M38040F2HKP Datasheet(PDF) 210 Page - Renesas Technology Corp

No. de pieza M38040F2HKP
Descripción Electrónicos  8-BIT CISC SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  387 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  RENESAS [Renesas Technology Corp]
Página de inicio  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M38040F2HKP Datasheet(HTML) 210 Page - Renesas Technology Corp

Back Button M38040F2HKP Datasheet HTML 206Page - Renesas Technology Corp M38040F2HKP Datasheet HTML 207Page - Renesas Technology Corp M38040F2HKP Datasheet HTML 208Page - Renesas Technology Corp M38040F2HKP Datasheet HTML 209Page - Renesas Technology Corp M38040F2HKP Datasheet HTML 210Page - Renesas Technology Corp M38040F2HKP Datasheet HTML 211Page - Renesas Technology Corp M38040F2HKP Datasheet HTML 212Page - Renesas Technology Corp M38040F2HKP Datasheet HTML 213Page - Renesas Technology Corp M38040F2HKP Datasheet HTML 214Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 210 / 387 page
background image
2-86
APPLICATION
2.5 Multi-master I2C-BUS interface
Rev.1.00 Jan 14, 2005
REJ09B0212-0100Z
3804 Group (Spec.H)
Fig. 2.5.4 Structure of I2C special mode status register
I2C special mode status register
b7 b6 b5 b4 b3 b2 b1 b0
I2C special mode status register
(S3: address 001216)
b
0
1
2
3
4
5
6
7
Name
0
Functions
At reset R W
0
0
0
1
0
0
0
Slave address 0
comparison flag
(AAS0)
0: Address disagreement
1: Address agreement
(Notes 1, 2)
Slave address 1
comparison flag
(AAS1)
0: Address disagreement
1: Address agreement
(Notes 1, 2)
Slave address 2
comparison flag
(AAS2)
0: SCL pin low hold
1: SCL pin low release
(Notes 1, 3)
SCL pin low hold 2
flag (PIN2)
STOP condition
flag (SPCF)
0: No detection
1: Detection (Notes 1, 4)
Notes 1: These bits and flags can be read out, but cannot be written.
2: These bits can be detected only when the data format selection bit
(ALS) of I2C control register is set to 0 .
3: This bit is initialized to 1 at reset, when the ACK interrupt control bit
is 0 , or when writing 1 to the SCL pin low hold 2 flag set bit.
4: This bit is initialized to 0 at reset, when the I2C-BUS interface
enable bit (ES0) is 0 , or when writing 1 to the STOP condition
flag clear bit.
Nothing is arranged for this bit. This is a write
disabled bit. When this bit is read out, the
contents are 0 .
Nothing is arranged for this bit. This is a write
disabled bit. When this bit is read out, the
contents are 0 .
0: Address disagreement
1: Address agreement
(Notes 1, 2)
Nothing is arranged for this bit. This is a write
disabled bit. When this bit is read out, the
contents are undefined.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com