HD64F2149YV datasheet(200/1075 Pages) RENESAS

200 / 1075 page

Section 7 Data Transfer Controller

Rev. 3.00 Jan 18, 2006 page 172 of 1044

REJ09B0280-0300

7.2.2

DTC Mode Register B (MRB)

CHNE

DISEL

—

Bit

Initial value

Read/Write

—

Unde-

fined

—

Unde-

fined

—

Unde-

fined

—

Unde-

fined

—

Unde-

fined

—

Unde-

fined

—

Unde-

fined

—

Unde-

fined

MRB is an 8-bit register that controls the DTC operating mode.

Bit 7—DTC Chain Transfer Enable (CHNE): Specifies chain transfer. In chain transfer,

multiple data transfers can be performed consecutively in response to a single transfer request.

With data transfer for which CHNE is set to 1, there is no determination of the end of the specified

number of transfers, clearing of the interrupt source flag, or clearing of DTCER.

Bit 7

CHNE

Description

End of DTC data transfer (activation waiting state is entered)

DTC chain transfer (new register information is read, then data is transferred)

Bit 6—DTC Interrupt Select (DISEL): Specifies whether interrupt requests to the CPU are

disabled or enabled after a data transfer.

Bit 6

DISEL

Description

After a data transfer ends, the CPU interrupt is disabled unless the transfer counter is

0 (the DTC clears the interrupt source flag of the activating interrupt to 0)

After a data transfer ends, the CPU interrupt is enabled (the DTC does not clear the

interrupt source flag of the activating interrupt to 0)

Bits 5 to 0—Reserved: In the chip these bits have no effect on DTC operation, and should always

be written with 0.

HD64F2149YV Datasheet(PDF) 200 Page - Renesas Technology Corp

HD64F2149YV Datasheet(HTML) 200 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL