M66596FP datasheet(39/131 Pages) RENESAS

39 / 131 page

M66596FP/WG

rev .1.00

2006.3.14

page 39 of 127

2.10.1 Isochronous errors

With this controller, data transfer errors that occur in isochronous transfers can be confirmed using the OVRN

bit and the CRCE bit of the FRMNUM register. In isochronous transfers, error notification by the NRDY

interrupt can be differentiated using the OVRN bit and the CRCE bit between data buffer errors and packet

errors.

Table 2.9 and Table 2.10 show the conditions under which the OVRN bit and CRCE bit are set to “1”.

Table 2.9 Error information when an NRDY interrupt is issued in an isochronous transfer reciving direction

Bit status

Issued when:

Issue conditions

Detected error

Operation

“OVRN=1"

Data packet is

received

A new data packet is received

before reading of buffer

memory is completed

Reception data buffer

overrun

The new data packet is

thrown out

“CRCE=1"

Data packet is

received

A CRC error, or, a bit stuffing

error is detected

Received packet error

The new data is packet

thrown out

Table 2.10 Error information when an NRDY interrupt is issued in an isochronous transfer sending direction

Bit status

Issued when:

Issue conditions

Detected error

Operation

"OVRN=1"

IN token is

received

An in-token is received before

writing to buffer memory is

completed

Transmission data buffer

underrun

Zero-Length packet

transmission

"CRCE=1"

Not issued

2.10.2 SOF interrupts and frame numbers

The SOFR interrupt operation mode should be selected using the SOFRM bit of the FRMNUM register. Also,

the current frame number can be confirmed using the FRNM bit of the FRMNUM register and the UFRNM bit of

the UFRNUM register.

In the peripheral mode, with this controller, the frame numbers are refreshed at the timing at which SOF

packets are received. If the controller is unable to detect an SOF packet because the packet has been corrupted,

or for another reason, the FRNM value is retained until a new SOF packet is received. At that point, the FRNM

bit based on the SOF interpolation timer is not refreshed. Also, the UFRNM bit is incremented in response to a

uSOF packet being received.

M66596FP Datasheet(PDF) 39 Page - Renesas Technology Corp

M66596FP Datasheet(HTML) 39 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL