STV8217 datasheet(63/156 Pages) STMICROELECTRONICS

63 / 156 page

63/156

STV82x7

I2S_CTRL

I2S Synchronization Control Register

I2S_STAT

I²S Synchronization Status Register

Address: 04h

Type: R/W

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

SYNC_OFF

SYNC_SIGN

LOCK_TH[1:0]

LOCK_MODE

SYNC_CST[1:0]

Bit Name

Reset

Function

SYNC_OFF

Open the loop of synchronization - External PCM clock is used internally and must be equal to

512 x fSOUT

SYNC_SIGN

Sign of the loop reversion (to be used in case of gain inversion of the Frequency Synthesizer)

Bit 5

Reserved

LOCK_TH[

1:0]

Lock Detector Threshold Programming

00: ±1 CLK period error of accumulation

01: ±2 CLK period error of accumulation

10: ±4 CLK period error of accumulation

11: ±8 CLK period error of accumulation

LOCK_MOD

Lock Detector Mode

0: Lock when accumulation error within lock threshold and LR detected (period counter not

saturated)

1: Lock when only accumulation error within lock threshold. Don’t care about the LR detection

SYNC_CST[

1:0]

Synchronization Time Constant

Defines the measurement period of LR

00: Half period measured (lowest accuracy)

01: One full period measured

10: Two full periods measured

11: Four full periods measured (highest accuracy)

Address: 05h

Type: R/W

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

LR_OFF

LOCK_FLAG

Bit Name

Reset

Function

Bits[7:2]

Reserved.

LR_OFF

LR Signal Detection

0: LR signal detected and correct

1: Missing LR pulses detected

LOCK_FLAG

Lock Flag allowing unmute of Audio Output

STV8217 Datasheet(PDF) 63 Page - STMicroelectronics

STV8217 Datasheet(HTML) 63 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL