| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADS5281IPFPR Datasheet(PDF) 23 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS5281IPFPR Datasheet(HTML) 23 Page - Texas Instruments |
|
23 / 41 page ![]() www.ti.com BIT CLOCK PROGRAMMABILITY ADCLK P LCLK P OUT P PHASE_DDR<1:0>= '00' PHASE_DDR<1:0>= '01' PHASE_DDR<1:0>= '10' PHASE_DDR<1:0>= '11' ADCLK P LCLK P OUT P ADCLK P LCLK P OUT P ADCLK P LCLK P OUT P ADCLK P LCLK P OUT P ADS5281 ADS5282 SBAS397E – DECEMBER 2006 – REVISED JANUARY 2008 The output interface of the ADS528x is normally a DDR interface, with the LCLK rising edge and falling edge transitions in the middle of alternate data windows. This default phase is shown in Figure 1. Figure 1. Default Phase of LCLK The phase of LCLK can be programmed relative to the output frame clock and data using bits PHASE_DDR<1:0>. The LCLK phase modes are shown in Figure 2. Figure 2. Phase Programmability Modes for LCLK Copyright © 2006–2008, Texas Instruments Incorporated Submit Documentation Feedback 23 Product Folder Link(s): ADS5281 ADS5282 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |