Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

M25PE16-VMP6TP Datasheet(PDF) 31 Page - STMicroelectronics

No. de pieza M25PE16-VMP6TP
Descripción Electrónicos  16 Mbit, low-voltage, Page-Erasable Serial Flash memory with byte-alterability, 50 MHz SPI bus, standard pinout
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M25PE16-VMP6TP Datasheet(HTML) 31 Page - STMicroelectronics

Back Button M25PE16-VMP6TP Datasheet HTML 27Page - STMicroelectronics M25PE16-VMP6TP Datasheet HTML 28Page - STMicroelectronics M25PE16-VMP6TP Datasheet HTML 29Page - STMicroelectronics M25PE16-VMP6TP Datasheet HTML 30Page - STMicroelectronics M25PE16-VMP6TP Datasheet HTML 31Page - STMicroelectronics M25PE16-VMP6TP Datasheet HTML 32Page - STMicroelectronics M25PE16-VMP6TP Datasheet HTML 33Page - STMicroelectronics M25PE16-VMP6TP Datasheet HTML 34Page - STMicroelectronics M25PE16-VMP6TP Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 56 page
background image
M25PE16
Instructions
31/56
6.8
Read Lock Register (RDLR)
The device is first selected by driving Chip Select (S) Low. The instruction code for the Read
Lock Register (RDLR) instruction is followed by a 3-Byte address (A23-A0) pointing to any
location inside the concerned sector. Each address bit is latched-in during the rising edge of
Serial Clock (C). Then the value of the Lock Register is shifted out on Serial Data Output
(Q), each bit being shifted out, at a maximum frequency fC, during the falling edge of Serial
Clock (C).
The instruction sequence is shown in Figure 13.
The Read Lock Register (RDLR) instruction is terminated by driving Chip Select (S) High at
any time during data output.
Any Read Lock Register (RDLR) instruction, while an Erase, Program or Write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 13.
Read Lock Register (RDLR) instruction sequence
and data-out sequence
Table 9.
Lock Register out
Bit
Bit Name
Value
Function
b7-b2
Reserved
b1
Sector Lock Down
‘1’
The Write Lock and Lock Down Bits cannot be changed.
Once a ‘1’ is written to the Lock Down Bit it cannot be cleared
to ‘0’, except by a Reset or power-up.
‘0’
The Write Lock and Lock Down Bits can be changed by
writing new values to them. (Default value).
b0
Sector Write Lock
‘1’
Write, Program and Erase operations in this sector will not be
executed. The memory contents will not be changed.
‘0’
Write, Program and Erase operations in this sector are
executed and will modify the sector contents. (Default value).
C
D
AI10783
S
Q
23
2
1
3456789 10
28 29 30 31 32 33 34 35
22 21
3210
36 37 38
76543
1
0
High Impedance
Lock Register Out
Instruction
24-Bit Address
0
MSB
MSB
2
39



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com